Unused Mantissa Bits on Power-Capped GPUs: Mechanism, Prediction and Limits on NVIDIA GH200 and AMD MI350X

Koying Chen
Department of Computer Science, National Tsing Hua University, Hsinchu, Taiwan

***Abstract*—When a GPU runs at its power limit, the energy of each operation sets the clock. We lower that energy without changing the format: software zeroes the low-order mantissa bits an application does not need, and the original FP64, BF16 or FP8 units execute. On an NVIDIA GH200 cluster and two 8-GPU AMD MI350X nodes, filling the discarded bits with ones instead of zeros, which stops them toggling without making them zero, retains 65–97% of the saving: switching activity is the main contributor. A two-parameter model built on this predicts a truncated kernel's speedup under every cap from the native curve, the idle power and one or two measurements, within 1.5–2.1 percentage points on average for GEMMs and 1.6 for two applications not used to build it. MI350X is power-bound at its stock 1000 W limit, so truncation pays at default settings: 4.6–5.1% for FP64 HPL (36 significand bits), 4.9–5.1% for HPL-MxP on a diagonally dominant matrix (3 BF16 bits), 7.4% for a Gaussian-process likelihood and 10% for DF-MP2, and 7–19% at 500 W, with every accuracy check passed. INT8 emulation of FP64 (GEMMul8) is faster where inner dimensions are long and the cap generous (DF-MP2 +67%; HPL +34% under its own residual check at 1000 W), but slower than native at inner dimension 1024, limited by workspace memory and prone to precision loss on wide per-row exponent spans; when HPL's residual must stay below 1, it falls behind truncation at 650 and 500 W (−4 versus +7% at 500 W). Of the two methods, only truncation keeps the format and applies to BF16 and FP8.**

***Index Terms*—power capping, energy efficiency, floating-point precision, mantissa truncation, GPU, mixed precision, HPL, emulation**

I. Introduction

Power is becoming the ceiling on delivered performance. Data centers cap rack power, competitions cap cluster power, and accelerators ship with package limits that their own workloads reach: the AMD Instinct MI350X holds FP64, BF16 and FP8 matrix multiplication at its default 1000 W limit 82–100% of the time in our measurements. Under a limit the power manager lowers the clock until the device fits, so the speed of a program depends on how much energy each of its operations consumes.

That GPU power depends on input data is known: DGEMM on random operands draws 67% more power than on constant ones on A100 [1]; zeroing the least significant bits of GEMM inputs lowers power [2]; an all-zero GEMM runs about 15% faster than a random one on A100, more so at lower power limits [3]; and a zero-input DGEMM on GH200 draws 563 instead of 898 W [4]. Hardware designs narrow multipliers or mask mantissas at unit inputs [5]–[8]. These works use all-zero or constant data on one vendor, or need new hardware. They leave open what a practitioner needs to know: whether software truncation of *real* data buys performance on production GPUs of different vendors, and through which mechanism; whether the gain can be predicted without measuring every variant under every cap; what it costs in accuracy; and where it still pays off against format changes such as INT8 emulation of FP64 [9], [10], whose speed also depends on the power limit. None of the ingredients is new by itself: data-dependent power, mantissa masking and the conversion of saved power into clock under a cap are all known. Our contribution is to turn them into a method that is measured on two vendors, predictable from one locked-clock run, and bounded by explicit accuracy conditions, and to identify where it changes a practitioner's choice:

1) **Gains at stock settings.** On a GPU that is power-bound at its default limit (MI350X), in-program truncation speeds up HPL, HPL-MxP, DF-MP2 and a Gaussian-process likelihood by 4.6–10% with each code's own accuracy criterion met, replicated on a second node; on GH200 the same codes gain under caps and save energy at the default (Section VI).
2) **Prediction, validated externally.** If truncation only changes the switched capacitance, the truncated program under cap P behaves like the native program under $P_0 + (P - P_0)/R$. With P_0 the measured idle power, the model predicts 42 cap–format GEMM points per platform with mean errors of 1.5 and 2.1 percentage points, and two applications not used to build it within 1.6 (Section IV).
3) **Method selection against INT8 emulation.** Under HPL's own residual check emulation is faster at every cap we tested (576.8 against 449.2 TFLOP/s at 1000 W); a stricter accuracy requirement, a tighter cap, short inner dimensions, limited memory, many distinct shapes and wide per-row exponent spans favor truncation; of the two, only truncation applies to BF16 and FP8 (Section VII, Tables VIII and IX).
4) **Evidence on the mechanism across vendors, units and clocks.** Fills that stop the discarded bits toggling without making them zero retain 65–97% (ones) and 41–92% (fixed pattern) of the saving in matrix engines, FP64 vector units and memory copies on GH200 and

MI350X (Section III); on MI350X truncation also raises the effective clock at a fixed target clock, a reduction no throttle counter reports.

5) **Measurement lessons.** Hardware energy accumulators avoid sampling bias; chassis fans that react to the previous run change a power-capped GPU's speed by up to 4.5% through its temperature, which interleaving alone does not remove; and safe bit counts must be validated per platform (Sections V, VI-B).

II. Background and Related Work

Input-dependent power. Gregersen et al. varied value distribution, bit similarity and sparsity of GEMM inputs on A100, H100 and V100 and saw power differ by almost 40%, but avoided throttling [2]; He swept the A100 power limit [3] and Antepara et al. measured GH200 [4], [11], both with all-zero versus random inputs; Lucas and Juurlink modeled ALU power by the number of toggles [12]. None truncates real data, evaluates accuracy or applications, or compares vendors.

Power-constrained HPC. Manufacturing variation makes processors differ under the same power bound [13], [14]; overprovisioning [15] and power-limit tuning [16] decide how power is distributed. We lower the energy each operation needs, so the two compose.

Masking, precision tuning and data movement. Mantissa masking in hardware saves energy in multipliers [5], shaders [6], [17], [18], baseband processors [7] and register files [19]; DRAM and HBM energy depend on toggling [20]–[22]. Precision tuning [23], mixed-precision storage [24], [25] and transprecision computing [26] change types or bytes; zeroing changes neither. Low-precision LU with refinement underlies HPL-MxP [27], [28], and bit-information analysis can estimate needed bits from data [29].

FP64 emulation and format changes. The Ozaki scheme splits a product into exactly computed low-precision slices [30], [31]; Ozaki scheme II uses modular arithmetic [9] and is implemented in GEMMul8 for CUDA and HIP [10]; cuBLAS ships a fixed-point emulation with an automatic mode that picks the bit count from the exponent span [32], [33]. Tile mixed precision converts whole tiles of geostatistics factorizations to lower formats [34]–[38], and convergence-driven schemes switch formats or slice counts by solver state [39], [40]. All of these change the format; truncation keeps the original units, so the two can compose.

III. Why Fewer Mantissa Bits Save Power

Dynamic power is roughly $\alpha_{\mathrm{sw}} C V^2 f$ with a data-dependent switching activity α_{sw}. Under a cap the power manager lowers f (and V) until the device fits, so a lower α_{sw} becomes clock; below the cap it appears as lower power. Both occur on both platforms. On GH200 at its default 1000 W module cap the native FP64 GEMM is capped 95% of the time at 1822 MHz; with 0 kept bits it runs at the maximum 1980 MHz while module power falls from 984 to 707 W. On MI350X at its default 1000 W package limit the native FP64 GEMM is held at the limit 82% of the time at 1890 MHz; with 0 kept bits it draws 785 W at 2183 MHz and is 17% faster.

TABLE I

Share of the zero-fill benefit (%) retained by a fill with ones / a fixed pattern. GH200: module power at 1000 W or throughput at 500 W; MI350X: energy per operation at locked clocks (GEMMs, range over three clocks), throughput at 600 W or power at 1000 W (other kernels). Last column: zero-fill benefit on MI350X (E/op: energy per operation).

Kernel, kept bits	GH200	MI350X	MI350X zero fill
FP64 GEMM, 0	76/68	73–75/69	−20 to −29% E/op
FP64 GEMM, 20 (G), 27 (M)	87/82	81–83/73–74	−7 to −10% E/op
BF16 GEMM, 0	92/92	77–78/68–72	−13 to −15% E/op
FP8 GEMM, 0	—	65–66/61	−9 to −10% E/op
FP64 FMA loop, 0	87/62	74/63	+33% speed
Memory copy, 0	97/86	83/41	−9% power

Toggling or zero? Zeroing stops the low bits from varying and makes them zero. Filling them with ones or a fixed nonzero pattern instead also stops them toggling but is not zero. On GH200 we compare module power at 1000 W or throughput at 500 W; on MI350X we lock the maximum graphics clock at 900, 1300 or 1700 MHz, below the frequency any configuration reaches, so that none is power-limited (PPT residency 0–0.6%) and the energy per operation compares switching activity directly (8 GPUs × ABBA).

Most of the benefit survives such fills, in matrix engines, FP64 vector units and memory copies of both vendors (Table I): switching activity, not the value zero, is the main contributor, quantitative support for the toggling hypothesis [2] beyond one vendor or unit. The shares are not an exact causal decomposition: a fill also changes partial products, alignment and accumulation inside the units, and shares measured as power and as capped throughput need not add up. On MI350X the shares barely change with the clock (FP64, 27 bits: 83, 81 and 82% at 900, 1300 and 1700 MHz), while the total saving grows with it (FP64, 0 bits: 20, 24 and 29% less energy per operation), as expected when CV^2f grows relative to static power. Zeros save somewhat more than ones, consistent with partial products $a_i b_j$ in which fixed ones still toggle against the other operand's kept bits; we have no gate-level measurement. The effect is not limited to matrix engines: an FP64 multiply-add loop with 0 kept bits draws 553 instead of 862 W on GH200 at 1000 W and runs 33% faster on MI350X at 600 W, and a memory copy, power-bound on MI350X at 600 W, runs 28% faster.

A second clock effect on MI350X. With the clock locked and nothing power-limited, the effective clock still depends on the data: at a 1300 MHz lock the native FP64 GEMM runs steadily at 1171–1179 MHz (5th–95th percentile, 8 GPUs) and with 0 kept bits at 1235–1240 MHz; native BF16 at 1088–1100 and with 0 bits at 1132–1142 MHz, at 59–63 °C. Power and thermal residency read zero, and the per-XCD "clock below host limit" counters stay zero even while the power limit is active, so no available counter reports this reduction. Circuit-level clock stretching under supply droop would explain it; we

have no direct measurement. Truncation relieves it too.

IV. A Model of Truncation Gains Under a Power Cap

Let a GPU under cap P settle at a target clock f. Its voltage $V(f)$ is set by the target clock, but switching happens at the effective clock sf, where $s \le 1$ is the data-dependent clock reduction of Section III ($s = 1$ when there is none). With c the program's effective switched capacitance and P_0 the power that does not scale with switching,

$$P = P_0 + c\,s\,V(f)^2 f = P_0 + c\,s\,g(f), \tag{1}$$

and performance is proportional to sf. Truncation changes c and s, not g. For the native (n) and truncated (r) program define

$$R = \frac{c_r s_r}{c_n s_n}, \qquad \sigma = \frac{s_r}{s_n}; \tag{2}$$

at a common locked target clock, R is the ratio of their dynamic powers and σ the ratio of their effective clocks, both directly measurable. Under cap P the truncated program settles where $c_r s_r g(f_r) = P - P_0$; the native program reaches the same target clock f_r under P' with $c_n s_n g(f_r) = P' - P_0$. Dividing,

$$P' = P_0 + \frac{P - P_0}{R}, \qquad p_r(P) = \sigma\, p_n(P'), \tag{3}$$

$$\Delta W_f = P' - P = (P - P_0)\left(\tfrac{1}{R} - 1\right), \tag{4}$$

where $p_r(P) = \sigma\, p_n(P')$ because both run at target clock f_r and performance scales with s. ΔW_f is the extra cap the native program needs to reach the truncated program's *target clock*. The equivalent saving used in our results, the extra cap it needs to reach the truncated program's *throughput*, is

$$\Delta W = p_n^{-1}(\sigma\, p_n(P')) - P, \tag{5}$$

which equals ΔW_f only when $\sigma = 1$ (GH200, by assumption) and exceeds it when $\sigma > 1$ (MI350X, $\sigma = 1.01$–1.05). Every ΔW reported in this paper is measured, by interpolation along the measured native curve; the model is used only to predict speedups. The model assumes that s does not change with f over the range used and that the program stays compute-bound; predictions are capped at the program's clock-limited peak. The model needs the native curve $p_n(P)$ and P_0; it saves measuring every truncated variant under every cap. We set P_0 to the measured idle power, independent of the validation data: 174 W for a GH200 module (three nodes 169–179 W) and 262 W per MI350X GPU. The truncated kernel is characterized by locked-clock runs at 1300 MHz (MI350X; R, σ; no point of the cap sweep) or by its speed at the lowest cap (GH200, which we could not clock-lock; $\sigma = 1$; that point is excluded from evaluation), and predictions are compared with the GEMM sweeps at the other caps.

The mean absolute error is 1.5 percentage points on GH200 (largest 4.6) and 2.1 on MI350X (largest 10.4; Fig. 1, Table II). Fitting P_0 on all other formats and predicting the held-out one gives 1.0 and 2.3; treating all power as dynamic ($P_0 = 0$) gives 6.1 and 4.0, and omitting σ on MI350X 2.5. The ratios are $R = 0.94$, 0.89 and 0.67 for FP64 with 36, 27 and 0 kept bits, 0.92 and 0.85 for BF16 with 3 and 0, 0.90 for FP8 with 0,




Fig. 1. Predicted against measured GEMM speedups under caps (FP64 with 0, 12/27 and 35/36 kept bits, BF16 with 0 and 3, FP8 with 0), with P_0 set to the measured idle power.

TABLE II
Model error in percentage points of speedup over 42 cap–format points per platform. Idle: P_0 = measured idle power; LOO: P_0 fitted on all other formats and applied to the held-out one; zero: all power treated as dynamic. Last column: largest error for FP64 with 27–36 kept bits.

Platform	P_0	Mean	Max	Max, FP64 27–36
GH200	idle 174 W	1.5	4.6	2.9
GH200	LOO (190–200 W)	1.0	3.6	—
GH200	0	6.1	12.9	—
MI350X	idle 262 W	2.1	10.4	2.9
MI350X	LOO (190–250 W)	2.3	9.4	—
MI350X	0	4.0	17.2	—

and $\sigma = 1.01$–1.05. For the FP64 widths applications keep (27–36 bits) the error is at most 2.9 points on both platforms; it is largest for BF16 with 0 bits at 400 W on MI350X, where the native GEMM barely runs, and for FP64 with 0 bits at 500–800 W, whose clock exceeds anything on the native curve.

External validation. The GEMM points were used to develop the model. As a test on programs that played no part in it, we ran DF-MP2 and the Gaussian-process likelihood at the 1300 MHz lock on node n02, derived R and σ from their whole-program power and clock ($R = 0.92$ and 0.86, $\sigma = 1.01$ and 1.02 for DF-MP2 with 32 and 20 bits; $R = 0.96$ and 0.93 for the likelihood with 36 and 28 bits), and predicted their speedups at 500–1000 W from their native curves on the same node. Over the 16 points the mean error is 1.6 percentage points and the largest 3.6. DF-MP2 is predicted within -1.6 to $+2.4$ points; the likelihood is underpredicted at every cap, by 0.6–3.6 points, perhaps because its Cholesky alternates GEMM-heavy and non-GEMM phases whose power differs, which one whole-program ratio does not capture. Once a platform's idle power and an application's native curve are known, a truncated program's curve thus follows from one

locked-clock run to within a few points. The equal-clock part of the saving, $\Delta W_f \propto P - P_0$, also explains why the measured equivalent saving grows with the cap while the relative speedup does not: for FP64 with 36 bits on node n02 it rises from 12 to 72 W per GPU between 400 and 900 W, while the speedup falls from 8.9 to 4.9%.

V. Method and Experimental Setup

Truncation. We keep the top k of the p fraction bits of an operand (52 for FP64, 7 for BF16, 3 for FP8 E4M3) and zero the rest, by truncation (a bit mask) or round-to-nearest (add half a unit of the last kept bit first); sign and exponent are untouched. HPL counts significand bits including the hidden bit (36 bits = 35 fraction bits) and rounds to nearest even; applications round to nearest; GEMM microbenchmarks and HPL-MxP truncate. For uniform operands the relative error of $C = AB$ is $\approx \alpha 2^{-k}$ with $\alpha \approx 0.27$ (nearest) or 0.70 (truncation), independent of the inner dimension; truncation's error is a systematic shrinkage, which solvers with residual correction tolerate but accumulating processes do not. On real data α ranges from 0.07 to 9.6 with cancellation, so tolerable bit counts must be measured per application. The equivalent saving $\Delta W(P) = P_{\text{native}}(p'(P)) - P$ is the extra cap the native program needs to match the truncated one, interpolated along the native curve. For plane-wave DFT we tie the bit count to the Davidson threshold *ethr*: $k = \text{clamp}(\lceil -\log_2 ethr \rceil + m, 16, 52)$.

GH200. Fourteen nodes with one GH200 480GB superchip each (Hopper GPU, maximum SM clock 1980 MHz, FP64 tensor peak 67 TFLOP/s [41]), 200 Gb/s InfiniBand, NVHPC 26.5 (CUDA 13.2). The module cap (GPU, CPU and memory) is set from 200 to 1000 W; the default is also the maximum.

MI350X. Two nodes with eight MI350X OAM GPUs each (gfx950, 288 GB HBM3E, maximum clock 2200 MHz), ROCm 7.2.3, Open MPI 5.0.7 with UCX. The per-GPU package limit is set from 1 to 1000 W; the default is the maximum; idle power is 244–275 W per GPU.

Workloads. GEMM microbenchmarks with cuBLAS or rocBLAS/hipBLASLt on uniform operands (FP64 $32768^2 \times 2048$; BF16 and FP8 $32768^2 \times k$ with $k = 6144$ or 8192). HPL and HPL-MxP: on GH200 8 nodes (HPL tuned, $N = 286720$; HPL-MxP $N = 491520$); on MI350X one node of 8 GPUs (HPL $N = 540672$, 1×8; HPL-MxP $N = 1034752$, 7.6 PFLOP/s natively); HPL-MxP uses a diagonally dominant test matrix, which its rules allow for testing only [42]. Quantum ESPRESSO 7.6 [43] (Si 1000 at 550 W, Au 112 at 450 W; GH200). DF-MP2 for taxol def2-TZVP (113 atoms): GPU4PySCF [44] on GH200; on MI350X, where GPU4PySCF does not run, the same three-index tensor built by PySCF on the CPU and contracted on the GPU (energy within 2×10^{-13} E_h of PySCF and 7.5×10^{-8} E_h of GPU4PySCF). An ExaGeoStat-like Gaussian-process likelihood on both ($n = 80000$, Matérn-3/2, blocked Cholesky with one FP64 DGEMM per panel). Truncation happens inside each program; GEMMul8 [10] and cuBLAS emulation replace FP64 GEMMs through a hook or the math mode.

Measurement. GH200: nvidia-smi samples every 250–500 ms, and energy integrates 1-s averaged module power. MI350X: a sampler reads all eight GPUs every 100 ms, including a 15.26-μJ hardware energy counter (energy is its difference across a window) and the residency of power and thermal limiting. Every run records the cap in effect. Variants run in ABBA order on the same nodes or GPUs after a cool-down; on MI350X all 8 GPUs run the same configuration at once.

A pitfall: fans and temperature. On MI350X at 800 W a three-variant ABBA sequence of HPL-MxP made 4 kept bits look faster than 3. After a hot run the chassis fans speed up, the junction temperature falls by 25 °C within 20 s, the cool-down condition is met at once, and the next run stays about 12 °C cooler; the middle variant always followed a hot run. Pairwise ABBA blocks with a minimum rest reduced but did not remove the effect: the run after a hot run was still up to 15 °C cooler and up to 4.5% faster, because cooler silicon leaks less and leaves more of the budget for switching. Temperature thus enters in two ways that must not be confused. Differences caused by the previous run and the fans are a confounder; differences caused by the truncated program itself drawing less power are part of its benefit, but only where it is not power-bound (under a binding cap both draw the cap). We report two quantities. The *gain in the same cooling environment* is the raw paired ratio, measured under the chassis' own fan control; it is what a user obtains. The *data effect at equal temperature* regresses log performance on the variant and the run's mean junction temperature within each cap (coefficient −0.1 to −0.9% per °C), which removes the confounder but, where truncation itself cools the GPU, also part of the benefit. Equal mean temperature does not imply equal fan speed or thermal history, so we also controlled the history directly in two key settings; both reproduce the adjusted values. At steady state (4 minutes of GEMM before a 2-minute window, node n02), FP64 with 36 bits and BF16 with 0 bits gain 6.1 and 26.4% at 800 W and 5.4 and 15.6% at 1000 W, within 1.5 points of the short windows (7.6, 25.2, 5.0, 14.8%). With a common thermal history (every HPL-MxP run at 800 W on node n01 preceded by the same 3-minute native BF16 GEMM on all 8 GPUs, pairwise ABBA, 4 runs per variant), 3 bits gains 10.4 ± 2.8 and 4 bits 6.0 ± 3.5% raw, 9.0 and 6.2% adjusted, the same as the adjusted values of the earlier jobs (9.0–9.1 and 4.4–6.2%). We could not fix the fan speed.

Statistics. Each speedup is a paired ratio on the same node, cap and ABBA round. Measurements that share a chassis or a job are not independent, so on MI350X the unit is one measurement window of all 8 GPUs (GEMM), one node run (HPL, HPL-MxP) or one round of all 8 GPUs (GP, DF-MP2), and every MI350X experiment is repeated on the second node. On GH200 the units are node–pair samples from two node sets (HPL, HPL-MxP) or three nodes (GEMM), which treats pairs within a job as independent; those intervals may be too narrow. Even on MI350X, rounds and runs within one job on one node may remain correlated, so the intervals describe how stable a gain is on these two nodes, not its spread across a fleet of

TABLE III

HPL SCALED RESIDUALS (THRESHOLD 16; REPEATED RUNS REPRODUCE EXACTLY). BITS ARE SIGNIFICAND BITS INCLUDING THE HIDDEN BIT (36 BITS = 35 FRACTION BITS), ROUNDED TO NEAREST EVEN. GH200: 8 NODES AT 1000 W, $N = 286720$ IS THE TUNED CONFIGURATION OF THE CAP SWEEP; MI350X: ONE NODE OF 8 GPUS AT 1000 W. (F): FAILS THE CHECK; BOLD: THE FAILURES THAT RULE OUT 28 BITS.

N	Native	36 bits	32 bits	30 bits	28 bits	24 bits
GH200						
131072	1.5×10^{-4}	0.16	—	—	13.97	456 (F)
196608	1.3×10^{-4}	0.072	—	—	**18.09 (F)**	462 (F)
262144	2.6×10^{-5}	0.042	—	—	14.70	91 (F)
286720	7.6×10^{-5}	0.038	—	—	15.40	—
MI350X						
262144	5.4×10^{-5}	0.46	11.1	84 (F)	**514 (F)**	—
393216	4.6×10^{-5}	0.15	12.0	20.2 (F)	**104 (F)**	—
540672	7.8×10^{-6}	0.27	3.5	17.3 (F)	**102 (F)**	—

GPUs.

VI. Results: Gains Under Power Caps

All results below are deployable: truncation happens inside the program, and the comparison is with the unmodified program. Fixed bit counts in Quantum ESPRESSO, GPU4PySCF and ExaGeoStat were also measured through a GH200 interposer that copies the operands; those numbers isolate truncation but pay a 3–9% copy cost, are slower than the unmodified program in two of three cases, and serve only as upper bounds (Supplement S1). Three third-party FP64 codes whose stored coefficients we truncated (MFEM, SW4, LAMMPS) gain 0–2%, because the truncated data are a small share of their traffic (Supplement S2).

A. GEMM

Zeroing speeds up GEMM at every cap on both platforms, though not monotonically as the cap tightens (Fig. 2). On GH200, FP64 with 27 bits is 8.1–11.1% faster at 500–800 W (ΔW 79–162 W) and BF16 with 0 bits 11.9–28.3%. On MI350X the default limit already binds: at 1000 W FP64 with 36, 27 and 0 kept bits is 5.1, 9.2 and 16.9% faster, BF16 with 3 and 0 bits 7.7 and 15.6%, and FP8 with 0 bits 8.8% (means over the 4 measurement windows of both nodes, 95% intervals $\pm$0.6–1.6 points); at 500 W the same are 8.6, 15.2, 60.0, 13.5, 30.6 and 17.4% ($\pm$0.1–1.5). The two nodes agree within 1.8 points, and temperature adjustment changes no value by more than 1.1 points. The equivalent saving per GPU is 42–72 W for FP64 with 36 bits at 600–900 W.

B. HPL and HPL-MxP

The residual check determines the usable bit count, must be checked at several sizes, and depends on the platform (Table III). On GH200 28 bits sits within one bit of the threshold; on MI350X it fails at every size, by 6–32×, and so does 30 bits. 36 bits passes on both with a margin of 35–100×; the platforms differ in HPL build and DGEMM blocking and accumulation order, so a bit count validated on one does not transfer.

GH200, 8 nodes. Tuned native HPL reaches 393.9 TFLOP/s at 1000 W. With 36 bits it is 3.3–4.7% faster at 500–800 W over 6 pairs from two node sets measured on different days (ΔW = 42–74 W per node at 500–700 W), and at the default cap mainly saves energy (7.5–8.6% per solve) with 0.6–3.9% more speed, depending on how far the cap and temperature pull the native clock down. The node sets differ by up to 0.9 points, more than pairs within a set, so node sets are the larger source of uncertainty (details in Supplement S6). HPL-MxP with 3 kept bits is 1.7–5.8% faster at 500–800 W; refinement grows from 1 to 3 iterations, which eats most of the LU's 5–16% speedup above 600 W; at 1000 W native HPL-MxP trips the chassis power brake at full fan speed, so we exclude that cap.

MI350X, one node of 8 GPUs. Native HPL reaches 424.9 and 429.8 TFLOP/s on the two nodes at 1000 W. With 36 bits it is 4.6–5.1% faster at the default limit, 4.5–4.9% at 800 W, 6.2–8.0% at 650 W and 6.3–7.3% at 500 W (Table IV), with 4.6–6.8% less energy per solve and ΔW of 39–50 W per GPU at 650–800 W (about 0.35–0.4 kW per node). HPL-MxP, 7.61 and 7.65 PFLOP/s natively, reaches 7.98 and 8.04 PFLOP/s with 3 kept bits at the default limit (+4.9 and +5.1%) and gains 9.2–19.5% at 500–800 W, with 5.3–14.6% less energy per solve. Refinement grows from 2 to 4 steps (about 1.5% of the LU time). Keeping 0 bits does not converge on MI350X, so 3 bits is the operating point on both platforms. The fan pitfall of Section V biased one cell: on node n01 at 800 W all four 4-bit runs were about 12 °C cooler, and 4 bits appeared faster than 3 (+11.3 versus +9.3%); adjusted for temperature, 3 bits is +9.0% in that job, +9.1% in a pairwise rerun and +9.1% on n02, and 4 bits +4.4–6.2%; under a common thermal load before every run the raw order is right again (+10.4 versus +6.0%, Section V). Every other HPL and HPL-MxP cell moves by at most 0.7 points under the adjustment. For GP and DF-MP2 the adjusted gains are 0–4 points larger than the raw ones (Table IV): their variants run back to back in one process (native, 32/36 bits, 20/28 bits, then in reverse), so the truncated variants occupy the middle, hottest part of each round. Under the regression adjustment their gains increase (DF-MP2 at 1000 W: 10.2 to 13.3 and 10.4 to 14.2% on the two nodes). Our controlled checks cover GEMM and HPL-MxP, not these two codes, so we report the unadjusted values as the main results but do not claim they bound the effect from below. All HPL-MxP results hold for the diagonally dominant test matrix only: the code's generator always sets the diagonal to the row's absolute sum, and we have no implementation of a generator allowed for official runs, so neither the 3-bit operating point nor its gain is a general property of HPL-MxP. They do not, however, depend on the approximate factorization of the diagonal tiles: with exact factorization (`--exact-diag`, node n02, one ABBA pair), 3 bits passes the residual check (0.43) and is 4.4% faster at 1000 W and 9.4% at 650 W (temperature-adjusted 4.4 and 9.3%), against 5.1 and 9.7% with the approximate factorization.




Fig. 2. GEMM speedup from mantissa zeroing under power caps. GH200 (module cap; FP64 $32768^2 \times 2048$, BF16 $k = 6144$): 95% t intervals over 6 node–pair samples (3 nodes × 2 ABBA pairs). MI350X (package cap; BF16 and FP8 $k = 8192$): mean of node n02's two measurement windows, each averaging the 8 GPUs that run at once; bars span the two windows; open markers: node n01. The dotted line marks each platform's default limit, which is also its highest.

TABLE IV

MI350X: SPEEDUP (%) OVER THE UNMODIFIED PROGRAM AT THE DEFAULT LIMIT AND AT 500 W. POOLED: MEAN ± 95% t INTERVAL OVER THE INDEPENDENT UNITS OF BOTH NODES (WINDOW: ONE MEASUREMENT WINDOW WITH THE 8 GPUS AVERAGED; RUN: ONE NODE-WIDE RUN; ROUND: ONE ROUND OF 8 GPUS). PER NODE: RAW (SAME COOLING ENVIRONMENT) / ADJUSTED TO EQUAL JUNCTION TEMPERATURE.

		1000 W			500 W		
Result	Unit, n	Pooled	n01 raw/adj.	n02 raw/adj.	Pooled	n01 raw/adj.	n02 raw/adj.
GEMM FP64, 36 bits	window, 4	5.1 ± 0.6	5.2/5.4	5.0/5.5	8.6 ± 0.1	8.6/8.6	8.6/8.7
GEMM BF16, 0 bits	window, 4	15.6 ± 1.4	16.4/16.6	14.8/15.2	30.6 ± 1.5	29.8/29.4	31.4/31.6
GEMM FP8, 0 bits	window, 4	8.7 ± 1.6	9.6/9.5	7.9/7.9	17.4 ± 0.6	17.1/17.2	17.7/17.7
HPL, 36 bits	run, 6	4.8 ± 0.3	4.6/4.5	5.1/4.8	7.0 ± 0.6	7.3/7.2	6.3/6.5
HPL-MxP, 3 bits	run, 8	5.0 ± 0.4	4.9/4.8	5.1/5.1	19.3 ± 1.3	19.5/18.8	19.1/21.3
GP likelihood, 28 bits	round, 4	7.4 ± 0.6	7.6/7.1	7.1/7.3	11.0 ± 1.0	10.8/12.5	11.2/12.9
DF-MP2, 20 bits	round, 4	10.3 ± 0.6	10.2/13.3	10.4/14.2	18.6 ± 0.3	18.8/19.8	18.5/20.0
DF-MP2, 32 bits	round, 4	5.7 ± 0.4	5.5/7.5	5.9/7.4	9.8 ± 0.1	9.7/10.5	9.8/11.0

TABLE V

QUANTUM ESPRESSO WITH IN-PROGRAM TRUNCATION (ROUND TO NEAREST) OF DAVIDSON BLOCKS: ONE UNCOUNTED WARM-UP RUN, THEN MEAN ± 95% t INTERVAL OVER 6 INTERLEAVED PAIRS; NATIVE ROWS GIVE THE MEAN OF THE 6 NATIVE RUNS. ENERGY INTEGRATES 1-S AVERAGED MODULE POWER.

System	Setting	Time	Energy	ΔE (Ry)	SCF
Au 112 (450 W)	Native	91.4 s	35.2 kJ	—	28
	Adapt. m=0	−3.6 ± 0.2%	−3.4 ± 0.1%	$< 10^{-8}$	28
	Fixed 24	−2.0 ± 0.2%	−2.1 ± 0.1%	3×10^{-8}	28
Si 1000 (550 W)	Native	205.7 s	108.4 kJ	—	24
	Adapt. m=0	−2.1 ± 0.1%	−2.2 ± 0.1%	$< 10^{-8}$	24
	Fixed 28	−2.0 ± 0.1%	−2.1 ± 0.2%	$< 10^{-8}$	24

C. Quantum ESPRESSO: Tolerance-Driven Bit Counts (GH200)

Plane-wave DFT tolerates 20–28 kept bits; Gaussian-basis DFT needs 32–36 (Supplement S1). Tying the bit count to the Davidson threshold, in-program, reproduces the native total energy in every printed digit (10^{-8} Ry) on both systems with the same SCF iteration count, while cutting time by 2.1–3.6% and energy by 2.2–3.4% against the unmodified program (Table V); k rises from 16 to 39–42 as the SCF converges. On the gold surface about half of the gain comes from 7–9% fewer Davidson iterations, for reasons not yet identified; on Si 1000 the work is unchanged, so its 2.1% is a power effect. The rule needs no safe bit count in advance and matches or beats the best fixed count.

D. A Power-Hungry Application: DF-MP2

The three-index tensor B is zeroed in place once; the contraction $B_i B_j^{\mathsf{T}}$ (FP64 DGEMM with the auxiliary basis as inner dimension, $k = 5477$) dominates the run. Keeping 32 bits changes the MP2 correlation energy by at most 5×10^{-12} E_h and 20 bits by at most 2.2×10^{-8} E_h (Table VI). On GH200 the truncated variants run at native speed at 1000 W with 8–14% less energy and gain 5–8% under caps; on MI350X, held at the limit 95% of the time at 1000 W, they are 5.7 and 10.3% faster there and 9.8 and 18.6% at 500 W (4 rounds on two




Fig. 3. MI350X: speedup of the in-program truncated variant over the unmodified program under each package cap, both nodes pooled. Bars: 95% t intervals over independent units, node-wide runs (HPL, HPL-MxP) or rounds of 8 GPUs (GP, DF-MP2), with n in the legend; per-node and temperature-adjusted values in Table IV.

TABLE VI

DF-MP2 (TAXOL DEF2-TZVP): SPEED RELATIVE TO NATIVE (MEAN ± 95% t INTERVAL; GH200: 6 ROUNDS FROM TWO JOBS ON TWO NODES; MI350X: 4 ROUNDS OF 8 GPUS, TWO PER NODE ON TWO NODES), AND THE ERROR $|\Delta E|$ OF THE MP2 CORRELATION ENERGY (TRUNCATED VARIANTS ROUND TO NEAREST). MI350X GEMMUL8 TIMES EXCLUDE A ONE-TIME WARM-UP (SECTION VII-A).

Cap	Native	32 bits	20 bits	Emulation
GH200 (emulation: cuBLAS, 32 bits)				
1000 W	39.5 s	+0.5 ± 0.2%	+0.8 ± 0.1%	−35%
700 W	43.9 s	+4.9 ± 0.4%	+7.4 ± 0.4%	−28%
500 W	51.5 s	+4.7 ± 0.2%	+7.7 ± 0.5%	−18%
MI350X (emulation: GEMMul8, 12 moduli)				
1000 W	21.7 s	+5.7 ± 0.4%	+10.3 ± 0.6%	+66.6 ± 1.1%
800 W	26.4 s	+6.7 ± 1.4%	+12.7 ± 1.8%	+60.7 ± 0.9%
650 W	34.1 s	+9.5 ± 0.7%	+16.6 ± 0.9%	+44.8 ± 1.4%
500 W	55.8 s	+9.8 ± 0.1%	+18.6 ± 0.3%	+32.6 ± 3.1%
$\lvert\Delta E\rvert$		—	$\le 5\times10^{-12}$	$\le 2.2\times10^{-8}$	G: 2.2×10^{-8}; M: 7×10^{-12}

nodes). Emulation behaves differently on the two platforms (Section VII-A).

E. A Wide-Range Workload: Gaussian-Process Likelihood

The likelihood factors an $n\times n$ Matérn covariance by Cholesky; each panel L_{21} keeps k bits in one fused, coalesced pass before its trailing update. The panel rows span 162 binades, and 88% of their nonzeros lie more than 2^{-32} below their row maximum. With 28 bits the log-likelihood moves by a relative 3×10^{-8}–4.5×10^{-8}, far below what matters for estimation, and a one-parameter maximum-likelihood fit on GH200 returns the native estimate in every printed digit (Supplement S5). On GH200 the gain at 1000 W depends on how often native is capped (3.8% here, 0.1% with a Morton ordering that is capped less); on MI350X the limit binds and 28 bits is 7.4 ± 0.6% faster at 1000 W and 11.0 ± 1.0% at 500 W (4 rounds on two nodes). FP32 is unusable for estimation; truncating the FP64 tiles that remain in a tile mixed-precision Cholesky makes it a further 1.9–7.0% faster, so truncation composes with format changes (Supplement S5).

TABLE VII

GAUSSIAN-PROCESS LIKELIHOOD (n = 80000, SIX RANGE PARAMETERS): LARGEST LOG-LIKELIHOOD DEVIATION FROM NATIVE AND SPEED RELATIVE TO NATIVE (MEAN ± 95% t INTERVAL; GH200: 6 ROUNDS; MI350X: 4 ROUNDS OF 8 GPUS ON TWO NODES; TRUNCATION ROUNDS TO NEAREST). THE LOG-LIKELIHOODS ARE 1.2–1.7×10^5. [a] AT n = 80000 GEMMUL8 RETURNS SUCCESS BUT AN INVALID TRAILING UPDATE; AT n = 64000 IT IS 11–43% SLOWER THAN NATIVE (SECTION VII-A).

	Trunc. 36	Trunc. 28	Emulation	FP32
GH200 (emulation: cuBLAS, 36 bits)				
max $\lvert\Delta\ell\rvert$	2.4×10^{-5}	7.2×10^{-4}	2.2×10^{-3}	87
1000 W	+3.0 ± 0.3%	+3.8 ± 0.4%	−41%	−8.2%
700 W	+5.0 ± 0.1%	+7.9 ± 0.2%	−31%	+3.2%
500 W	+4.8 ± 0.1%	+7.5 ± 0.1%	−21%	+3.9%
MI350X (emulation: GEMMul8)				
max $\lvert\Delta\ell\rvert$	1.9×10^{-5}	5.3×10^{-3}	wrong[a]	—
1000 W	+3.9 ± 0.2%	+7.4 ± 0.6%	—	—
800 W	+4.1 ± 0.6%	+7.1 ± 1.8%	—	—
650 W	+5.3 ± 1.7%	+7.8 ± 2.8%	—	—
500 W	+6.9 ± 0.7%	+11.0 ± 1.0%	—	—

TABLE VIII

MI350X HEAD-TO-HEAD: SPEEDUP OVER NATIVE AT THE DEFAULT LIMIT / AT 500 W, WITH EACH METHOD'S ERROR. GEMM ($m = n$ = 32768), DF-MP2 AND GP: TRUNCATION TO 35, 20 AND 28 BITS AGAINST GEMMUL8 WITH 12 MODULI, WHICH IS MORE ACCURATE IN EACH CASE. HPL: EACH METHOD'S FASTEST CONFIGURATION WHOSE SCALED RESIDUAL STAYS BELOW THE STATED THRESHOLD, AGAINST THE FASTEST NATIVE CONFIGURATION ON THE SAME NODE (TABLE IX).

Workload	Truncation	GEMMul8
FP64 GEMM, k = 1024	+5.1/+9.2% (8×10^{-12})	−13/−45% (4×10^{-13})
FP64 GEMM, k = 4096	+5.5/+9.0% (8×10^{-12})	+84/+18% (8×10^{-13})
HPL, residual < 16	+5.7/+7.3% (3.5/0.27)	+34/+12% (1.79)
HPL, residual < 1	+5.1/+7.3% (0.27)	+17/−4.0% (0.033)
DF-MP2 ($\lvert\Delta E\rvert$, E_h)	+10/+19% (2×10^{-8})	+67/+34% (7×10^{-12})
GP, n = 64000 ($\lvert\Delta\ell\rvert$)	+5.9/+11.8% (2×10^{-3})	−11/−43% (3×10^{-7})
HPL-MxP (BF16)	+4.9/+19% (0.5)	no emulation

VII. THE BOUNDARY WITH INT8 EMULATION OF FP64

Table VIII sets the two methods side by side at the best configuration each allows. Emulation wins by a wide margin where its fixed costs amortize at a generous cap (long inner dimensions: HPL, DF-MP2, GEMM with $k \ge 2048$); a tighter cap or a stricter accuracy requirement shrinks its lead or turns it into a loss; and it loses where the inner dimension is short (the Gaussian-process likelihood and GEMM with k = 1024). Truncation's gains are smaller but positive in every case we measured and larger at 500 W than at the default limit in every row; our in-program implementation needs no extra memory; and of the two strategies, only truncation applies to BF16 and FP8. The rest of this section explains the pattern.

A. Crossover: Shape, Cap and Memory

Emulation trades FP64 arithmetic for several times as many integer operations, so its benefit grows with the ratio of INT8 to FP64 throughput, about 30 on GH200 and about twice that on MI350X. On GH200, cuBLAS emulation at the accuracy of 36-bit truncation ($\approx 10^{-11}$) is 11–28% slower than truncation on a square GEMM with k = 2048, and wins only for long inner dimensions; across 480 measurements a three-parameter

TABLE IX

MI350X HPL UNDER A COMMON ACCURACY REQUIREMENT: SPEEDUP (%) OF EACH METHOD'S FASTEST CONFIGURATION WHOSE SCALED RESIDUAL IS BELOW THE THRESHOLD, OVER THE FASTEST NATIVE CONFIGURATION ON THE SAME NODE AND CAP.

	Residual < 16		< 1		< 0.1	
Cap	T	E10	T	E12	T	E12
1000 W	+5.7[a]	**+34**	+5.1	**+17**	−0.1[b]	**+17**
800 W	+5.0	**+33**	+5.0	**+15**	−2.3	**+15**
650 W	+8.0	**+25**	**+8.0**	+6.2	+0.9	**+6.2**
500 W	+7.3	**+12**	**+7.3**	−4.0	**+5.6**	−4.0

16 is HPL's own check. T: truncation, 36 bits (N = 540672, 1 × 8, residual 0.27; for < 0.1: N = 491520, 4 × 2, 0.033) unless marked; E: GEMMul8 with 10 moduli (N = 491520, 1.79) or 12 (N = 458752, 0.033), both 4 × 2; bold: faster. [a]32 bits (3.5). [b]40 bits at N = 393216 (0.039); 40 bits at larger N or under caps was not run, so truncation entries for < 0.1 are lower bounds.

TABLE X

GH200, REAL DATA (1000 W): FLOP-WEIGHTED FRACTION OF NONZEROS MORE THAN 2^{-32} BELOW THEIR ROW MAXIMUM, AND THE TOTAL-ENERGY ERROR OF EACH METHOD. THE "NEAREST" ROWS KEEP 36 OR 32 BITS WITH ROUND-TO-NEAREST; CUBLAS EMULATION WITH 36 AND 32 BITS USES FIVE SLICES, WITH 40 BITS SIX; AUTO: ITS AUTOMATIC MODE (AT MOST 79 BITS). THE AU 112 FRACTION COMES FROM A TWO-ITERATION BENCHMARK INPUT, ITS ERRORS FROM THE FULLY CONVERGED INPUT.

	Valinomycin	QE Si 1000	QE Au 112
Below 2^{-32}	24–44%	0.24–0.54%	0.008–0.02%
Nearest, 36 bits	9.6×10^{-7} E_h	0 Ry	0 Ry
Nearest, 32 bits	1.2×10^{-5} E_h	0 Ry	4×10^{-8} Ry
cuBLAS emu., 36/32	$\mathbf{5.25\times10^{-2}}$ $\mathbf{E_h}$	6×10^{-8} Ry	5×10^{-8} Ry
cuBLAS emu., 40	8.4×10^{-8} E_h	—	—
cuBLAS emu., auto	4×10^{-9} E_h	—	—
GEMMul8, 10 moduli	diverges	out of memory	3.7×10^{-7} Ry

model in $1/m + 1/n$ and $1/k$ describes GEMMul8 with R^2 = 0.98–0.99 (Supplement S4). On MI350X the crossover lies further toward emulation, and the cap moves it (Fig. 4). Truncation to 35 bits (7.8×10^{-12}) is 5–6% faster than native at 1000 W and 8–9% at 500 W for every k. GEMMul8 with 12 moduli (more accurate, $\approx 5\times10^{-13}$) is 13% slower than native at k = 1024 but 36, 84 and 121% faster at k = 2048, 4096 and 8192 at 1000 W; at 500 W these become −45, −18, +18 and +48%. At k = 2048 emulation wins at 1000 and 700 W and truncation at 500 W. Emulation draws the full limit, so under a cap its extra integer work is paid for with clock, whereas truncation removes work from the power budget; on GH200 the same holds for GEMMul8, while cuBLAS emulation, which draws only about 706 W at 1000 W, gains ground at lower caps: the direction depends on the emulation's own power.

Applications. In DF-MP2 on MI350X (k = 5477) GEMMul8 with 12 moduli is 34–67% faster than native and beats truncation at every cap, its lead over 20-bit truncation shrinking from 57 to 16 points between 1000 and 500 W; on GH200 cuBLAS emulation is 18–35% slower than native there (Table VI). In FP64 HPL on MI350X the winner depends on the accuracy required, so we fix a common threshold on the scaled residual and let each method use its fastest measured configuration that meets it (Table IX). Under HPL's own check (16), GEMMul8 with 10 moduli (residual 1.79; N = 491520, NB 4096, 4 × 2) leads at every cap: 576.8 TFLOP/s at 1000 W, 34% above the fastest native configuration on the same node, against 5.7% for 32-bit truncation, and 11.6 against 7.3% at 500 W. Requiring a residual below 1 excludes 10 moduli; 12 moduli (0.033) fits only up to N = 458752 and is 16.9% faster than the fastest native at 1000 W but 4.0% slower at 500 W, where 36-bit truncation at the native's best size (0.27) gains 7.3%: truncation now leads at 650 and 500 W, emulation at 1000 and 800 W. Below 0.1 truncation must also leave its best configuration and leads only at 500 W. The cap thus reverses the order only under a requirement stricter than HPL's own check.

In the Gaussian-process likelihood, whose trailing updates have k = 1024, GEMMul8 is slower than native at every cap (n = 64000, where it is correct: −11, −22, −37 and −43% at 1000, 800, 650 and 500 W with 12 moduli, log-likelihood within 3×10^{-7}), while 28-bit truncation gains 5.9–11.8%.

Costs that appear only in applications. Emulation needs workspace: at the N = 540672 of our best native HPL configuration the matrix fills 292 GB per GPU and GEMMul8's workspace no longer fits; on a 1 × 8 grid it requests 100–114 GB even at N = 458752; with 12 moduli even N = 491520 fails; HPL must give up problem size before emulation can start. Each new GEMM shape costs GEMMul8 a large one-time setup: DF-MP2's first pass over its 226 shapes takes 142 s instead of 13 s (the times above exclude this warm-up). And in the Gaussian-process likelihood at n = 80000, the hooked DGEMM of the first trailing update ($m = n$ = 78976, k = 1024) returned success but an invalid result in every one of 256 runs, without a diagnostic. A minimal reproduction on uniform operands localizes it exactly: through the library's direct API and through the hook alike, $C = AB^{\mathsf{T}}$ with k = 1024 is correct (1.6×10^{-15}) for $m = n$ = 65535 and wrong (relative error 31, all entries finite) from $m = n$ = 65536, i.e., once mn reaches 2^{32}, consistent with a 32-bit size overflow in the GEMMul8 3.2.0 HIP build we used. It is an implementation defect, independent of the data, not a property of emulation; every other emulated result in this paper stays below this size, and a later release may fix it; we report it only as a deployment risk of replacing a BLAS call wholesale.

B. Exponent Span: When Emulation Silently Fails

Truncation keeps every element's exponent; Ozaki-type emulation slices each row relative to its maximum, so elements far below the maximum lose bits. On data with a wide per-row span this can go wrong silently (Table X): in Gaussian-basis DFT on GH200, where 24–44% of the flop-weighted nonzeros lie more than 2^{-32} below their row maximum, fixed 36-bit cuBLAS emulation lets the SCF converge normally to a total energy 52.5 mE_h off, and GEMMul8 diverges, whereas rounding to 36 bits errs by 9.6×10^{-7} E_h. With 40 bits or the automatic mode the emulation is correct but 1.5–2.1× slower than truncation or native. Uniform synthetic spreads understate the problem: on both platforms, spreading element exponents




Fig. 4. MI350X: speedup over native FP64 of truncation (round to nearest) and GEMMul8 for $m = n = 32768$ as a function of the inner dimension k, at three package caps (node n02, 8 GPUs × ABBA). A tighter cap lowers every emulation curve and raises every truncation curve.

uniformly over up to 64 (MI350X) or 256 (GH200) binades barely affects GEMMul8 (MI350X, 12 moduli: median error 5.7×10^{-13}–8.0×10^{-13}, p99 at most 4.4×10^{-11}). A wide per-row span, which an interposer can measure cheaply beforehand (Fig. 5), is therefore a necessary but not sufficient condition for this kind of failure, the precision loss of a fixed-width emulation; narrow-span codes such as HPL, Quantum ESPRESSO and DF-MP2 do not suffer it. It does not cover implementation defects such as the size overflow of Section VII-A, which occurs on narrow-range uniform operands as well. Replacing every FP64 GEMM with FP32 or 3xTF32 fails for a different reason, accumulation over long inner products (Quantum ESPRESSO, Supplement S3).

Truncation inside emulation. Truncating the operands before GEMMul8 might lower the INT8 engines' toggling. On MI350X it adds 1–4 points under a cap (12 moduli: 18.4 to 22.6% over native at 500 W with 19-bit operands) and nothing at 1000 W, while the error becomes that of the truncation (5.1×10^{-7}); 8 moduli on full operands are faster and more accurate. Within emulation, the number of moduli is the knob to turn.




Fig. 5. GH200: global exponent span (central 99.9%) against the flop-weighted fraction of elements more than 2^{-32} below their row maximum, with the measured outcome of fixed 32–36-bit cuBLAS emulation (e.g., HPL: residual 0.197, passes; Gaussian-basis DFT: 52.5 mE_h error; Gaussian process: global span 162, estimate unchanged). All points are measured; coordinates and their sources are listed in `gh200/results/range_map_points.csv`.

VIII. Discussion

Where truncation pays. Three conditions decide the gain: the GPU must be power-bound, the truncated operands must flow directly and in volume into multipliers or data paths, and the algorithm must tolerate the error, ideally by correcting it. The model makes the first quantitative; the second explains why GEMM-dominated solvers gain 4–20% while codes whose intermediates regrow full mantissas (N-body, MFEM, SW4, LAMMPS) gain little; the third separates HPC solvers from AI weights. On GH200 the gain at the default cap is mainly energy; on MI350X, whose default limit binds for FP64, BF16 and FP8 matrix work, truncation turns into 4.6–10% more speed at stock settings. As throughput grows faster than power envelopes, running at the limit becomes the default operating point, and the energy spent toggling unneeded bits becomes a first-order performance parameter.

Truncation and emulation. Emulation is the stronger lever where it can amortize its fixed costs: long inner dimensions, generous caps, narrow exponent spans, ample memory and few distinct shapes. Truncation is the better choice elsewhere, including under accuracy requirements stricter than a benchmark's own check at tight caps, and of the two strategies compared here the only one that applies outside matrix multiplication and to BF16 and FP8. A runtime that knows each call's shape, the cap and a cheap span estimate could choose per call.

AI workloads. Truncation does not carry over to model weights, which no residual corrects. Truncating the frozen FP8 base weights of Llama 2 70B LoRA fine-tuning to 2 of 3 mantissa bits made each step 0.9–1.2% faster but needed 22–39% more samples to reach the target loss (two seeds); in inference BF16 with 3 kept bits matches FP8's accuracy on six language models while FP8 GEMMs are 1.7–1.9× as fast, and zeroing on top of FP8 saves only 1.5–5.5% of power at an accuracy cost (GH200; Supplement S7). Whether reduced precision improves time to target quality under power limits needs its own study.

Benchmark rules. TOP500 rules require full FP64 arithmetic [45], and HPL-MxP rules require at least 16-bit floating point and allow diagonally dominant matrices for testing only [42]; all HPL and HPL-MxP numbers here are research results, not official scores. Scientific software has no such restriction; the criterion is whether physical results stay within the required accuracy.

Limitations. (i) Two platforms, one generation each, and single-node (8-GPU) runs on MI350X; other parts manage power and cool differently. (ii) Safe bit counts depend on platform and problem size and must be validated (HPL 28 bits: passes on GH200 at three of four sizes, fails on MI350X at all). (iii) HPL-MxP results hold for a diagonally dominant test matrix only. (iv) Each scientific code was tested on one or two inputs; on MI350X DF-MP2 uses our own contraction of PySCF's tensor. (v) Units of independence are runs, windows or rounds within one or two nodes; GH200 intervals treat pairs within a node set as independent, and node sets differed more than pairs within a set. (vi) Temperature confounds power-capped measurements; ABBA cancels linear drift but not fan feedback, so we report temperature-adjusted values beside raw ones and checked them under controlled thermal history for GEMM and HPL-MxP only; fan speed could not be fixed. (vii) Default caps are also the highest, not uncapped states, and the limiters' time scales are unknown. (viii) Power and energy come from the devices' own sensors and accumulators, not an external meter; GH200 module power includes the Grace CPU. (ix) The MI350X clock reduction attributed to clock stretching is an inference. (x) About half of the Quantum ESPRESSO gain on the gold surface comes from fewer Davidson iterations, for unidentified reasons. (xi) The GEMMul8 memory limits and the size failure are observations about one library build.

IX. Conclusion

On GPUs of two vendors, truncating unused mantissa bits in software buys performance for HPC applications under power limits while their results stay within each code's own criterion. Bits that stop toggling account for most of the saved energy, and a simple model built on this predicts a truncated kernel's performance–cap curve from the native curve, the idle power and one or two measurements. MI350X is power-bound at its stock limit, so truncation speeds up HPL, HPL-MxP on a diagonally dominant test matrix, a Gaussian-process likelihood and DF-MP2 by 4.6–10% at default settings and 7–19% at 500 W. It is one of two ways to spend less energy per useful FP64 operation, and not the faster one everywhere: INT8 emulation leads by up to 67% where long inner dimensions amortize its fixed costs at a generous cap, and in HPL at every cap under the benchmark's own residual check, while accuracy requirements stricter than that check at tight caps, short inner dimensions, full memory, many distinct shapes and wide per-row exponent spans favor truncation, which also keeps the format, needed no extra memory in our in-program implementation and applies to BF16 and FP8. Safe bit counts must be validated on the target platform, and power-capped measurements must control temperature. All HPL and HPL-MxP numbers are research results, not official scores.

References

[1] S. Bhalachandra, B. Austin, S. Williams, and N. J. Wright, "Understanding the impact of input entropy on FPU, CPU, and GPU power," arXiv preprint arXiv:2212.08805, 2022.

[2] T. Gregersen, P. Patel, and E. Choukse, "Input-dependent power usage in GPUs," in *SC24-W: Workshops of the International Conference for High Performance Computing, Networking, Storage and Analysis*. IEEE, 2024, pp. 1872–1877.

[3] H. He, "Strangely, matrix multiplications on GPUs run faster when given "predictable" data! [short]," Thonk From First Principles (Substack blog), https://www.thonking.ai/p/strangely-matrix-multiplications, Apr. 2024.

[4] O. Antepara *et al.*, "Benchmark-driven models for energy analysis and attribution of GPU-accelerated supercomputing," in *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC '25)*, 2025, pp. 888–904.

[5] J. Y. F. Tong, D. Nagle, and R. A. Rutenbar, "Reducing power by optimizing the necessary precision/range of floating-point arithmetic," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 8, no. 3, pp. 273–286, 2000.

[6] J. Pool, A. Lastra, and M. Singh, "Precision selection for energy-efficient pixel shaders," in *ACM SIGGRAPH Symposium on High Performance Graphics (HPG)*, 2011, pp. 159–168.

[7] D. Guenther, T. Henriksson, R. Leupers, and G. Ascheid, "Mantissa-masking for energy-efficient floating-point LTE uplink MIMO baseband processing," in *Design, Automation & Test in Europe (DATE)*, 2016, pp. 1028–1029.

[8] P. V. Argade and D. N. Peroni, "Variable precision computing system," US Patent 11,455,766 B2, Sep. 27, 2022.

[9] K. Ozaki, Y. Uchino, and T. Imamura, "Ozaki scheme II: A GEMM-oriented emulation of floating-point matrix multiplication using an integer modular technique," arXiv preprint arXiv:2504.08009, 2025.

[10] Y. Uchino *et al.*, "High-performance and power-efficient emulation of matrix multiplication using INT8 matrix engines," in *SC '25 Workshops*, 2025.

[11] O. Antepara, L. Oliker, and S. Williams, "Roofline analysis of tightly-coupled CPU-GPU superchips: A study on MI300A and GH200," in *SC '25 Workshops*, 2025, pp. 1205–1216.

[12] J. Lucas and B. Juurlink, "ALUPower: Data dependent power consumption in GPUs," in *IEEE 24th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS)*, 2016, pp. 95–104.

[13] B. Rountree, D. H. Ahn, B. R. de Supinski, D. K. Lowenthal, and M. Schulz, "Beyond DVFS: A first look at performance under a hardware-enforced power bound," in *IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum (IPDPSW)*. IEEE, 2012, pp. 947–953.

[14] Y. Inadomi *et al.*, "Analyzing and mitigating the impact of manufacturing variability in power-constrained supercomputing," in *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC '15)*. ACM, 2015, pp. 1–12, article 78.

[15] T. Patki, D. K. Lowenthal, B. Rountree, M. Schulz, and B. R. de Supinski, "Exploring hardware overprovisioning in power-constrained, high performance computing," in *Proceedings of the 27th International ACM Conference on Supercomputing (ICS '13)*. ACM, 2013, pp. 173–182.

[16] J. You, J.-W. Chung, and M. Chowdhury, "Zeus: Understanding and optimizing GPU energy consumption of DNN training," in *20th USENIX Symposium on Networked Systems Design and Implementation (NSDI 23)*. USENIX Association, 2023, pp. 119–139. [Online]. Available: https://www.usenix.org/conference/nsdi23/presentation/you

[17] J. Pool, A. Lastra, and M. Singh, "Energy-precision tradeoffs in mobile graphics processing units," in *IEEE International Conference on Computer Design (ICCD)*, 2008, pp. 60–67.

[18] A. Angerd, E. Sintorn, and P. Stenström, "A framework for automated and controlled floating-point accuracy reduction in graphics applications on GPUs," *ACM Transactions on Architecture and Code Optimization*, vol. 14, no. 4, 2017, article 46.

[19] R. Jahadi and E. Atoofian, "Low-power register file for tensor cores," in *IEEE 15th International Green and Sustainable Computing Conference (IGSC)*, 2024, pp. 159–164.

[20] N. Chatterjee *et al.*, "Architecting an energy-efficient DRAM system for GPUs," in *IEEE International Symposium on High Performance Computer Architecture (HPCA)*, 2017, pp. 73–84.

[21] M. O'Connor *et al.*, "Fine-grained DRAM: Energy-efficient DRAM for extreme bandwidth systems," in *IEEE/ACM International Symposium on Microarchitecture (MICRO)*, 2017, pp. 41–54.

[22] S. Ghose *et al.*, "What your DRAM power models are not telling you: Lessons from a detailed experimental study," *Proceedings of the ACM on Measurement and Analysis of Computing Systems*, vol. 2, no. 3, 2018.

[23] C. Rubio-González *et al.*, "Precimonious: Tuning assistant for floating-point precision," in *Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC13)*, 2013.

[24] N. J. Higham and T. Mary, "Mixed precision algorithms in numerical linear algebra," *Acta Numerica*, vol. 31, pp. 347–414, 2022.

[25] T. Grützmacher, T. Cojean, G. Flegar, H. Anzt, and E. S. Quintana-Ortí, "Acceleration of PageRank with customized precision based on mantissa segmentation," *ACM Transactions on Parallel Computing*, vol. 7, no. 1, pp. 1–19, 2020.

[26] A. C. I. Malossi *et al.*, "The transprecision computing paradigm: Concept, design, and applications," in *Design, Automation & Test in Europe Conference & Exhibition (DATE)*. IEEE, 2018, pp. 1105–1110.

[27] A. Haidar, S. Tomov, J. Dongarra, and N. J. Higham, "Harnessing GPU tensor cores for fast FP16 arithmetic to speed up mixed-precision iterative refinement solvers," in *Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC18)*, 2018, pp. 603–613.

[28] J. Dongarra and P. Luszczek, "HPL-MxP benchmark: Mixed-precision algorithms, iterative refinement, and scalable data generation," *The International Journal of High Performance Computing Applications*, vol. 40, no. 1, pp. 52–62, 2026, published online Sep. 25, 2025; arXiv:2509.19618.

[29] M. Klöwer, M. Razinger, J. J. Dominguez, P. D. Düben, and T. N. Palmer, "Compressing atmospheric data into its real information content," *Nature Computational Science*, vol. 1, no. 11, pp. 713–724, 2021.

[30] K. Ozaki, T. Ogita, S. Oishi, and S. M. Rump, "Error-free transformations of matrix multiplication by using fast routines of matrix multiplication and its applications," *Numerical Algorithms*, vol. 59, no. 1, pp. 95–118, 2012.

[31] H. Ootomo, K. Ozaki, and R. Yokota, "DGEMM on integer matrix multiplication unit," *The International Journal of High Performance Computing Applications*, vol. 38, no. 4, pp. 297–313, 2024.

[32] NVIDIA, "cuBLAS library documentation, section 1.5: Floating point emulation (v13.4; archived 13.2.1)," https://docs.nvidia.com/cuda/cublas/index.html#floating-point-emulation, accessed Oct. 5, 2026.

[33] A. Schwarz *et al.*, "Guaranteed DGEMM accuracy while using reduced precision tensor cores through extensions of the Ozaki scheme," in *Proceedings of the Supercomputing Asia and International Conference on High Performance Computing in Asia Pacific Region (SCA/HPCAsia)*, 2026, pp. 91–101.

[34] S. Abdulah, H. Ltaief, Y. Sun, M. G. Genton, and D. E. Keyes, "Geostatistical modeling and prediction using mixed precision tile Cholesky factorization," in *IEEE 26th International Conference on High Performance Computing, Data, and Analytics (HiPC)*, 2019, pp. 152–162.

[35] S. Abdulah *et al.*, "Accelerating geostatistical modeling and prediction with mixed-precision computations: A high-productivity approach with PaRSEC," *IEEE Transactions on Parallel and Distributed Systems*, vol. 33, no. 4, pp. 964–976, 2022.

[36] Q. Cao *et al.*, "Reshaping geostatistical modeling and prediction for extreme-scale environmental applications," in *SC22: International Conference for High Performance Computing, Networking, Storage and Analysis*, 2022, pp. 1–12.

[37] Q. Cao, S. Abdulah, H. Ltaief, M. G. Genton, D. Keyes, and G. Bosilca, "Reducing data motion and energy consumption of geospatial modeling applications using automated precision conversion," in *IEEE International Conference on Cluster Computing (CLUSTER)*, 2023, pp. 330–342.

[38] J. Ren, H. Ltaief, S. Abdulah, and D. E. Keyes, "Accelerating mixed-precision out-of-core Cholesky factorization with static task scheduling," in *ISC High Performance 2025 Research Paper Proceedings (40th International Conference)*, 2025, pp. 1–12.

[39] J. Woo, S. Kim, and W. Y. Kim, "Dynamic precision approach for accelerating large-scale eigenvalue solvers in electronic structure calculations on graphics processing units," *Journal of Chemical Theory and Computation*, vol. 19, no. 5, pp. 1457–1465, 2023.

[40] H. Huang, W. Shao, and J. Hammond, "Accelerating density fitting with adaptive-precision and 8-bit integer on AI accelerators," arXiv preprint arXiv:2601.08077, 2026.

[41] NVIDIA, "NVIDIA GH200 Grace Hopper superchip datasheet," Document 3773000, linked from https://www.nvidia.com/en-us/data-center/grace-hopper-superchip/, Mar. 2025, accessed Oct. 5, 2026.

[42] HPL-MxP, "HPL-MxP rules," https://hpl-mxp.org/rules.md, accessed Oct. 5, 2026.

[43] P. Giannozzi *et al.*, "Quantum ESPRESSO toward the exascale," *The Journal of Chemical Physics*, vol. 152, p. 154105, 2020.

[44] X. Wu *et al.*, "Enhancing GPU-acceleration in the Python-based simulations of chemistry frameworks," *WIREs Computational Molecular Science*, vol. 15, no. 2, p. e70008, 2025.

[45] TOP500.org, "The Linpack benchmark," https://www.top500.org/project/linpack/, accessed Oct. 5, 2026.