



Memory controller

64-bit bus

DDR4

INA226

VCCO_PSDDR rail

(16-bit ADC, non-privileged hwmon sysfs)

BA01

BA02

BA03

BA04

4 banks $\Rightarrow P(\text{conflict}) = 1/4$