

Bachelor Thesis

---

# Benchmark of RISC-V in BTOR2

---

Jan Krister Möller

Examiner: Dr. Mathias Fleury

University of Freiburg  
Faculty of Engineering  
Department of Computer Science  
Chair of Computer Architecture

August 25, 2025

**Writing Period**

24. 06. 2025 – 24. 09. 2025

**Examiner**

Dr. Mathias Fleury

# Declaration

I hereby declare that I am the sole author and composer of my thesis and that no other sources or learning aids, other than those listed, have been used. Furthermore, I declare that I have acknowledged the work of others by providing detailed references of said work.

I hereby also declare that my Thesis has not been prepared for another examination or assignment, either wholly or excerpts thereof.

---

Place, Date

---

Signature



# Declaration on Usage of generative AI

I hereby declare that, with the approval of my examiner, I have employed the generative AI tool "GitHub Copilot" during the preparation of this thesis solely for spellchecking and enhancing the formality of my written expression. Furthermore, I expressly confirm that this tool was not used to generate data or as a source of factual information or content for this thesis.

---

Place, Date

---

Signature



# Abstract

foo bar [1] [2] [3]





# Contents

<b>1</b>	<b>Motivation</b>	<b>1</b>
<b>2</b>	<b>RISC-V</b>	<b>3</b>
2.1	Overview . . . . .	3
2.2	The RV64I ISA . . . . .	4
2.3	Simulation of RISC-V . . . . .	6
2.3.1	Representing the State of a RISC-V Processor . . . . .	6
2.3.2	Instruction detection . . . . .	6
2.3.3	Instruction execution . . . . .	6
2.3.4	Saving the State of a RISC-V Processor . . . . .	6
<b>3</b>	<b>BTOR2</b>	<b>9</b>
3.1	Model Checking . . . . .	9
3.2	The BTOR2 Language . . . . .	9
3.3	The BTOR2 Witness . . . . .	10
<b>4</b>	<b>Transforming RISC-V to BTOR2</b>	<b>11</b>
4.1	The Concept . . . . .	11
4.2	Encoding . . . . .	12
4.2.1	Constants . . . . .	13
4.2.2	State Representation . . . . .	15
4.2.3	Initialization . . . . .	15
4.2.4	Fetching the current instruction . . . . .	16

4.2.5	Deconstruction of the instruction . . . . .	16
4.2.6	Instruction Detection . . . . .	22
4.2.7	Next-State Logic . . . . .	22
4.2.8	Creating all Values of Instruction execution . . . . .	22
4.2.9	Constraints . . . . .	27
4.3	Testing for Correctness . . . . .	28
4.4	Functional vs Relational Next-State Logic . . . . .	28
<b>5</b>	<b>Benchmarks</b>	<b>29</b>
5.1	MultiAdd in Functional and Relational Next-State-Logic . . . . .	29
5.2	Memory Operations . . . . .	29
5.3	Results . . . . .	29
	<b>Bibliography</b>	<b>31</b>

# List of Figures

1	RV64I encoding formats . . . . .	5
2	Construction of .state files . . . . .	7
3	Sorts and non-progressive Constants . . . . .	14
4	State representation for transforming RISC-V to BTOR2 . . . . .	15
5	Fetching instruction . . . . .	18
6	Extraction (without immediate) . . . . .	19
7	Extraction of immediate types . . . . .	20
8	Finding the correct immediate . . . . .	21
9	Examples for instruction detection . . . . .	22
	10.1 AUIPC . . . . .	24
	10.2 JALR . . . . .	24
	10.3 BEQ . . . . .	24
	10.4 LHU . . . . .	25
	10.5 SD . . . . .	25
	10.6 ANDI . . . . .	26
	10.7 SLLIW . . . . .	26
	10.8 SLT . . . . .	26
	10.9 SUBW . . . . .	26
11	Next-State logic for memory . . . . .	26
12	Next-State logic for pc . . . . .	27



# List of Tables

1	RV64I Instruction Subset . . . . .	6
---	------------------------------------	---



# Liste der Algorithmen

1	progressive constants . . . . .	13
2	Generating initialisation constants . . . . .	17
3	Initialising states . . . . .	18
4	Value extraction from <i>rs1</i> . . . . .	21
5	Instruction detection . . . . .	23
6	Next-state logic for rd . . . . .	28





# 1 Motivation

This is a template for an undergraduate or master's thesis. The first sections are concerned with the template itself. If this is your first thesis, consider reading.



## 2 RISC-V

As the first foundation for my benchmarks and, consequently, this thesis, I will discuss RISC-V and its operational principles.

### 2.1 Overview

RISC-V is an open-source instruction set architecture first published in May 2011 by A. Waterman et al. [4]. As indicated by its name, it is based on the RISC design philosophy. **(TODO: Explain RISC (compare wiki))** Since 2015, the development of RISC-V has been coordinated by the RISC-V International Association, a non-profit corporation based in Switzerland since 2020 [5]. Its objectives include providing an *open* ISA that is freely available to all, a *real* ISA suitable for native hardware implementation, and an ISA divided into a *small* base integer ISA usable independently, for example in educational contexts, with optional standard extensions to support general-purpose software development [1, Chapter 1].

Currently, RISC-V comprises four base ISAs: RV32I, RV64I, RV32E, and RV64E, which can be extended with one or more of the 47 ratified extension ISAs [1, Preface].

**(EXTEND: Additional content may be required here) (TODO: Mention little endian?)**

For the purposes of this work, I will focus on a subset of the RV64I ISA.

## 2.2 The RV64I ISA

RV64I is not overly complex, but its structure is essential for understanding the subsequent work presented in this thesis. Therefore, I will explain all elements relevant to my research.

RV64I features 32 64-bit registers, labeled  $x0$ – $x31$ , where  $x0$  is hardwired to zero across all bits. Registers  $x1$ – $x31$  are general-purpose and may be interpreted by various instructions as collections of booleans, two’s complement signed binary integers, or unsigned integers. Additionally, there is a register called *pc*, which serves as the program counter and holds the address of the current instruction [1, Chapters 4.1, 2.1].

In RV64I, memory addresses are 64 bits in size. As the memory model is defined to be single-byte addressable, the address space of RV64I encompasses  $2^{64}$  bytes [1, Chapter 1.4].

Like nearly all standard ISAs of RISC-V, RV64I employs a standard instruction encoding length of 32 bits, or one *word*. Only the compressed extension C introduces instructions with a length of 16 bits [1, Chapter 1.5], which is not relevant for this discussion. All RV64I instructions are encoded in one of the six formats illustrated in Figure 1.

The design of these formats results in the following features:

- Due to RISC-V’s little-endian nature, the *opcode*, which encodes the general instruction, is always read first. Further specification of the instruction via *funct3* and *funct7* is consistently located at the same positions.
- If utilized by the instruction, the destination register *rd* and the source registers *rs1* and *rs2* are always found in the same locations, simplifying decoding.



**Figure 1:** RV64I encoding formats, used in [1, Chapter 2.3]

- The highest bit of the immediate value *imm* is always bit 31, making it straightforward to sign-extend the immediate value.

Note that each immediate subfield is labeled with its bit position within the immediate value. Immediate values are always sign-extended to 31 bits, and in the case of U-, B-, and J-type formats, the missing lower bits are filled with zeros.

The instructions relevant to my work are listed in Table 1

I have divided the instructions in Table 1 into nine groups based on their operations. LUI and AUIPC move a high immediate into *rd*; JA\* instructions are unconditional jumps, and B\* instructions are conditional jumps. L\* instructions load sign-extended values from memory, either as Byte, Halfword, Word, or Doubleword lengths. Conversely, S\* instructions write values of the specified length to memory. **(TODO: arithmetic)** Note that the suffix U denotes operations where values are processed as unsigned.

I left out FENCE, ECALL and EBREAK instructions as without I/O interaction or an environment like an OS or a debugger, these are not needed.

INSTR	TYPE	INSTR	TYPE	INSTR	TYPE	INSTR	TYPE
LUI	U	LW	I	XORI	I	SLT	R
AUIPC	U	LD	I	ORI	I	SLTU	R
JAL	J	LBU	I	ANDI	I	XOR	R
JALR	I	LHU	I	SLLI	I	OR	R
BEQ	B	LWU	I	SRLI	I	AND	R
BNE	B	SB	S	SRAI	I	SLL	R
BLT	B	SH	S	ADDIW	I	SRL	R
BGE	B	SW	S	SLLIW	I	SRA	R
BLTU	B	SD	S	SRLIW	I	ADDW	R
BGEU	B	ADDI	I	SRAIW	I	SUBW	R
LB	I	SLTI	I	ADD	R	SLLW	R
LH	I	SLTIU	I	SUB	R	SRLW	R
						SRAW	R

**Table 1:** Subset of RV64I instructions (**TODO: Maybe rework, not happy yet**)

## 2.3 Simulation of RISC-V

(**TODO: This may be better placed in Chapter 4, but the state file is relevant here.**)

### 2.3.1 Representing the State of a RISC-V Processor

### 2.3.2 Instruction detection

### 2.3.3 Instruction execution

### 2.3.4 Saving the State of a RISC-V Processor

To preserve the current state of a RISC-V processor, both the registers and memory must be stored. For this purpose, I have devised the format shown in Figure 2. The

```
1  REGISTERS:
2  PC: current pc in hex
3  x(0 - 31): value of register in hex
4
5  MEMORY:
6  (address in hex): byte, halfword, word or doubleword in hex
```

**Figure 2:** Construction of .state files

minimal file consists only of the two designators "REGISTERS:" and "MEMORY:", the current *pc*, and one empty line.





## 3 BTOR2

The second foundation of my benchmarks is BTOR2, a word-level model checking format published by A. Niemetz et al. [2].

### 3.1 Model Checking

(TODO: Write something about model checking...)

### 3.2 The BTOR2 Language

Generally in BTOR2, every line represents either a sort or a node, where normally the line number acts as an identifier. A sort behaves similar to a type as with it, either the length of a bitvector or the size of an array of bitvectors is defined. Nodes on the other hand represent a value of a defined sort and come as constants, operations or constraints. These values can later on be referenced by the node identifier, so the line number. The syntax of BTOR2 can be found at [2, figure 1] and corresponding operators in [2, table 1]

Key features of BTOR2 include its ability to operate sequentially, which makes the implementation of a RISC-V structure highly convenient. The main feature is the `state` operator, which defines a node that is sequentially updated. With an `init` node, this state can be assigned an initial value, and with a `next` node, the

sequentially next state can be defined. Finally, constraints can be used to specify endpoints for a model. These endpoints may indicate that something unintended has occurred or that the intended information has been found. In either case, the resulting model is provided as a witness.

### 3.3 The BTOR2 Witness

After receiving a witness, it must be interpreted. On the second line of a witness, the constraint that was triggered is specified. Subsequently, for each sequential iteration, the witness first presents—marked with  $\#x$ , where  $x$  is the iteration number—a representation of all states in the current iteration. Second, marked with  $@x$ , all inputs for the iteration are listed.

**(TODO: Maybe a bit more, its a bit bare bones)**

## 4 Transforming RISC-V to BTOR2

(TODO: explain naming conventions for the model nodes)

This chapter addresses the main problem of the thesis: transforming RISC-V code into the BTOR2 format for benchmarking purposes. My primary reference for this endeavor is F. Schrögender's master's thesis, "Bounded Model Checking in Lockless Programs"[3], in which he describes, among other topics, an encoding concept for a minimal machine in a multiprocessor context [3, Chapter 2] and two approaches to next-state logic: a functional [3, Chapter 6] and a relational [3, Chapter 7] approach. I will focus on the relational approach; a discussion of both approaches can be found in Section 4.4.

### 4.1 The Concept

To successfully execute a RISC-V instruction, three fundamental steps must occur in sequence:

- Fetch the current instruction from memory
- Identify the instruction
- Execute the instruction

Due to the fixed instruction length of RISC-V, as mentioned in Section 2.2, fetching the current instruction is straightforward. Ultimately, we want a node that retrieves a *word* from memory at the location specified by *pc*.

For basic identification, the *opcode* must be extracted and checked. Depending on the opcode, further distinctions between instructions require extracting and checking *funct3* and, if necessary, *funct7*. Ultimately, we want a node for each instruction, which holds a boolean value indicating whether this instruction was fetched.

To execute the instruction, we need to extract the values of the immediate *imm* and, if used, the registers *rs1* and *rs2*. All instructions only modify *rd*, *pc*, or memory. Therefore, the next-state logic can be generalized for these three cases.

Memory is only modified when a store instruction is identified. As all store instructions share the same type, computing the memory address is consistent across them. The final step is overwriting the memory at this address.

For the *pc*, except for jump commands, it always increments to point to the next instruction. The two unconditional jumps, **JAL** and **JALR**, must be handled separately. For branch instructions, after determining whether the relevant condition for the instruction holds, we can generalize, as all branch instructions execute the same operation from this point onward.

With *rd*, generalization across instructions is not feasible. However, we can generalize across all possible registers by adding a check in each register's update function to determine whether the register in question is *rd*.

## 4.2 Encoding

For better visualisation in the BTOR2 code I will mark all sort-ids in grey, all node-ids in red and all non-id numbers blue. As described in the BTOR2 syntax [2, Figure 1], each line can get an accompanying symbol. Sadly those cant be used as an alias to

the line numbers, but for increased clarity, in the following figures I will use them as such aliases. With this I can also start each new figure with the relative line number **n** and it makes it feasible to describe processes with algorithms. It is implied that **n** is sufficiently incremented after adding to the model so that ids will not overlap. In the following, I will describe how I construct a BTOR2 model for a RISC-V state file.

#### 4.2.1 Constants

First off, I added the sorts and non-progressive constants needed into the BTOR2 model as seen in Figure 3. This is extended by a set of progressive constants used for comparison e.g. against the register number. Algorithmus 1 describes how they are added.

Of note is the Representation of the memory as an array of addressable memory cells of each 1byte. Obviously, the set address space of 16bit is magnitudes away of the expected address space of 64bit, but representing a 64bit addressable memory with its resulting  $2^{64}B \approx 18Exabyte$  is not implementable. Therefore, as I needed a feasible amount of memory space, I artificially chose a 16bit address space as a soft minimum. With  $65kB$  and therefore programs with possibly  $> 10000$  instructions I deemed this memory sufficient for most use cases. Despite this, the encoding is implemented in such a way that the address space can be altered with. **(TODO: benchmark auswirkungen von memory size)**

```

for i from 0 to 31 do
|  add to model:
|  n  constd  W  i      iConst
end

```

**Algorithmus 1** : progressive constants for encoding RISC-V in BTOR2

1	sort	bitvec	1		<i>Bool</i>
2	sort	bitvec	16		<i>AS</i>
3	sort	bitvec	8		<i>B</i>
4	sort	bitvec	16		<i>H</i>
5	sort	bitvec	32		<i>W</i>
6	sort	bitvec	64		<i>D</i>
7	sort	array	2	3	<i>Mem</i>
8	one	Bool			<i>true</i>
9	zero	Bool			<i>false</i>
10	one	AS			<i>addressInc</i>
11	constd	AS	4		<i>pcInc</i>
12	zero	B			<i>emptyCell</i>
13	one	W			<i>bitPicker</i>
14	zero	D			<i>emptyReg</i>
15	consth	W	01F		<i>5Bitmask</i>
16	consth	W	03F		<i>6Bitmask</i>
17	consth	W	07F		<i>7Bitmask</i>
18	consth	W	0FFF		<i>12Bitmask</i>
19	consth	W	0FFFFFF		<i>20Bitmask</i>
20	constd	W	7		<i>shiftToRd</i>
21	constd	W	15		<i>shiftToRs1</i>
22	constd	W	20		<i>shiftToRs2</i>
23	constd	W	12		<i>shiftToFunct3</i>
24	constd	W	25		<i>shiftToFunct7</i>
25	constd	W	5		<i>shiftBy5</i>
26	constd	W	11		<i>shiftBy11</i>
27	constd	W	3		<i>load</i>
28	constd	W	19		<i>opImm</i>
29	constd	W	23		<i>auipc</i>
30	constd	W	27		<i>opImm32</i>
31	constd	W	35		<i>store</i>
32	constd	W	51		<i>op</i>
33	constd	W	55		<i>lui</i>
34	constd	W	59		<i>op32</i>
35	constd	W	99		<i>branch</i>
36	constd	W	103		<i>jalr</i>
37	constd	W	111		<i>jal</i>

(TODO: Maybe neusortieren, andere constanten aufnehmen. Explain )

**Figure 3:** Sorts and non-progressive Constants for encoding RISC-V in BTOR2

(n + 0)	state	D	x0	(n + 17)	state	D	x17
(n + 1)	state	D	x1	(n + 18)	state	D	x18
(n + 2)	state	D	x2	(n + 19)	state	D	x19
(n + 3)	state	D	x3	(n + 20)	state	D	x20
(n + 4)	state	D	x4	(n + 21)	state	D	x21
(n + 5)	state	D	x5	(n + 22)	state	D	x22
(n + 6)	state	D	x6	(n + 23)	state	D	x23
(n + 7)	state	D	x7	(n + 24)	state	D	x24
(n + 8)	state	D	x8	(n + 25)	state	D	x25
(n + 9)	state	D	x9	(n + 26)	state	D	x26
(n + 10)	state	D	x10	(n + 27)	state	D	x27
(n + 11)	state	D	x11	(n + 28)	state	D	x28
(n + 12)	state	D	x12	(n + 29)	state	D	x29
(n + 13)	state	D	x13	(n + 30)	state	D	x30
(n + 14)	state	D	x14	(n + 31)	state	D	x31
(n + 15)	state	D	x15	(n + 32)	state	AS	pc
(n + 16)	state	D	x16	(n + 33)	state	Mem	memory

**Figure 4:** State representation for encoding

#### 4.2.2 State Representation

The next logical step is defining a representation of a RISC-V state. This is straightforward as shown in Figure 4. I also introduced a flag for each register in my code. They track if the register was written to and makes it possible to shorten a state file transformed from a witness to only the relevant registers. As they have no impact on the operation of the BTOR2 model, I will not mention them again.

#### 4.2.3 Initialization

To initialize a state in BTOR2 from a RISC-V state file, the values in the registers must be loaded as constants, and for each memory address mentioned in the state file, the value and address has to be loaded as constants. Due to the inability to represent a full 64bit address space, the shrinking of the address space from state file to BTOR2 model must be handled. I decided to just initialize the addresses up to

the BTOR2 model address space maximum and cut all others in the state file as I deem this the most predictable behaviour. Everything not mentioned in the state file will be zero-initialised. At last these constants must be used to initialise the state. For the registers this is straight forward, for the memory we must first write all memory addresses into a placeholder array which then we can use to initialise the real memory. Due to constraints in BTOR2, these constants have to be defined **before** the states, but initialisation with the values must happen after the states. This means that this initialisation process **wrapps around** the state representation. The generation of constants is shown in Algorithmus 2, whereas the actual initialization is shown in Algorithmus 3.

#### 4.2.4 Fetching the current instruction

To fetch the current instruction, i read the 4 bytes of the instruction and concatenate them as seen in Figure 5

#### 4.2.5 Deconstruction of the instruction

Now having the instruction, we can deconstruct it to extract the *opcode*, *rd*, *rs1*, *rs2*, *funct3*, *funct7* and *imm*. For everything apart of *imm*, this can be done by a shift and a masking. This is shown in Figure 6.

The immediate on the other hand must be first constructed from its subfields, which can be referenced in Figure 1. In the BTOR2 model this looks like in Figure 7.

**(TODO: Reference to same method in riscvsim)** There are three things i want to point out:

First, some of the immediate subfields overlap exactly. I made use of this fact in lines (n + 1) with the overlap of *imm*[11 : 5] of I- and S-type, and (n + 21) with J- and B-types *imm*[10 : 5] overlap. Second, as described in Section 2.2 the immediate is always sign-extended. To archive this we make arithmetic right shifts, which do



```

truePc ← value of pc in state file
maxPc ← number of addresses in BTOR2 model
pcValue ← truePc modulo maxPc
add to model:


---


(n + 0)  constd  AS  pcValue  pcConst


---


for every register  $x_i$  do
  if register is initialised in state file then
    registerValue ← value of  $x_i$ 
    if registerValue ≠ 0 then
      add to model:


---


      (n + 0)  constd  D  registerValue   $x_i$ Const


---


    end
  end
end
end
add to model:


---


(n + 0)  state  Mem  memPH


---


(n + 1)  init   Mem  memPH (n + 0)


---


lastPH ← memPH
allInitialCells ← all initialised memory cells in the state file
cutInitialCells ← remove all cells with address over maxPc
for every cell  $c$  in cutInitialCells do
  address ← address of  $c$ 
  value ← value of  $c$ 
  add to model:


---


  (n + 0)  constd  AS  address


---


  (n + 1)  constd  B   value


---


  (n + 2)  write   Mem  lastPH (n + 0) (n + 1) PHAfterC


---


  lastPH ← PHAfterC
end
keep lastPH for initialisation

```

**Algorithmus 2 :** Generating initialisation constants from state file in BTOR2

add to model:

---



---

$(n + 0)$    **init**   AS   *pc*   *pcConst*

---



---

**for** every register  $x_i$  **do**

**if**  $x_i$ Const **was defined then**

        add to model:

---



---

$(n + 0)$    **init**   D    $x_i$     $x_i$ Const

---



---

**end**

**end**

add to model:

---



---

$(n + 0)$    **init**   Mem   *memory*   *lastPh*

---



---

**Algorithmus 3 :** Initialising states in the BTOR2 model

$(n + 0)$	read	B	<i>memory</i>	<i>pc</i>	<i>instrB1</i>
$(n + 1)$	add	AS	<i>addressInc</i>	<i>pc</i>	<i>pc+1</i>
$(n + 2)$	read	B	<i>memory</i>	<i>pc+1</i>	<i>instrB2</i>
$(n + 3)$	add	AS	<i>addressInc</i>	<i>pc+1</i>	<i>pc+2</i>
$(n + 4)$	read	B	<i>memory</i>	<i>pc+2</i>	<i>instrB3</i>
$(n + 5)$	add	AS	<i>addressInc</i>	<i>pc+2</i>	<i>pc+3</i>
$(n + 6)$	read	B	<i>memory</i>	<i>pc+3</i>	<i>instrB4</i>
$(n + 7)$	concat	H	<i>instrB2</i>	<i>instrB1</i>	<i>instrH1</i>
$(n + 8)$	concat	H	<i>instrB4</i>	<i>instrB3</i>	<i>instrH2</i>
$(n + 9)$	concat	W	<i>instrH2</i>	<i>instrH1</i>	<i>instr</i>

**Figure 5:** Fetching the current instruction from memory

(n + 0)	and	W	<i>instr</i>	<i>7Bitmask</i>	<i>opcode</i>
(n + 1)	srl	W	<i>instr</i>	<i>shiftToRd</i>	<i>rdPre</i>
(n + 2)	and	W	<i>rdPre</i>	<i>5Bitmask</i>	<i>rd</i>
(n + 3)	srl	W	<i>instr</i>	<i>shiftToRs1</i>	<i>rs1Pre</i>
(n + 4)	and	W	<i>rs1Pre</i>	<i>5Bitmask</i>	<i>rs1</i>
(n + 5)	srl	W	<i>instr</i>	<i>shiftToRs2</i>	<i>rs2Pre</i>
(n + 6)	and	W	<i>rs2Pre</i>	<i>5Bitmask</i>	<i>rs2</i>
(n + 7)	srl	W	<i>instr</i>	<i>shiftToFunct3</i>	<i>funct3Pre</i>
(n + 8)	and	W	<i>funct3Pre</i>	<i>shiftRd</i>	<i>funct3</i>
(n + 9)	srl	W	<i>instr</i>	<i>shiftToFunct7</i>	<i>funct7</i>

**Figure 6:** Extraction of values from the instruction without *imm*

sign extension for us and with this pull our highest immediate bit to its correct place. Third, at line (n + 8), for sign extension we must shift right by 19. As this matches the opcode for arithmetic instructions with immediates, so I used this and did not create a new constant.

Now I have *iTypeImm*, *sTypeImm*, *bTypeImm*, *uTypeImm* and *jTypeImm*. But it would be easier to just have one node *imm* where we can reference the immediate value regardless of the instruction. This is done in Figure 8, where first I defined Booleans which check all opcodes that are neither R-type nor I-type. Then I chained if-then-else nodes to catch instructions that are of J-type, U-Type, B-Type or S-type. If the instruction is none of them, I can safely default to I-type as R-type does not handle with an immediate value. At the end I extend *imm* to the 64bit RV64I demands.

At this point I can also extract the values of the designated *rs1* and *rs2* registers. I show this for *rs1* in Figure 4, it is the same for *rs2* except that the names must be changed to *rs2*. Also, the comparison constants can be left out as they are already defined for *rs1* and can be referenced from there.

(n + 0)	sra	W	<i>instr</i>	<i>shiftToRs2</i>	<i>iTypeImm</i>
(n + 1)	and	W	<i>iTypeImm</i>	<i>-5Bitmask</i>	<i>s[11:5]</i>
(n + 2)	add	W	<i>s[11:5]</i>	<i>rd</i>	<i>sTypeImm</i>
(n + 3)	and	W	<i>rd</i>	<i>-bitPicker</i>	<i>b[4:0]</i>
(n + 4)	and	W	<i>funct7</i>	<i>6Bitmask</i>	<i>b[10:5]Pre</i>
(n + 5)	sll	W	<i>b10:5Pre</i>	<i>shiftBy5</i>	<i>b[10:5]</i>
(n + 6)	and	W	<i>bitPicker</i>	<i>rd</i>	<i>b[11]Pre</i>
(n + 7)	sll	W	<i>b[11]Pre</i>	<i>shiftBy11</i>	<i>b[11]</i>
(n + 8)	sra	W	<i>instr</i>	<i>mathI</i>	<i>b[31:12]Pre</i>
(n + 9)	and	W	<i>b[31:12]Pre</i>	<i>12Bitmask</i>	<i>b[31:12]</i>
(n + 10)	add	W	<i>b[10:5]</i>	<i>b[4:0]</i>	<i>b[10:0]</i>
(n + 11)	add	W	<i>b[11]</i>	<i>b[10:0]</i>	<i>b[11:0]</i>
(n + 12)	add	W	<i>b[31:12]</i>	<i>b[11:0]</i>	<i>bTypeImm</i>
(n + 13)	and	W	<i>instr</i>	<i>-12Bitmask</i>	<i>uTypeImm</i>
(n + 14)	and	W	<i>rs2</i>	<i>-bitPicker</i>	<i>j[4:0]</i>
(n + 15)	and	W	<i>rs2</i>	<i>bitPicker</i>	<i>j[11]Pre</i>
(n + 16)	sll	W	<i>j[11]Pre</i>	<i>shiftBy11</i>	<i>j[11]</i>
(n + 17)	sll	W	<i>funct3</i>	<i>shiftToFunct3</i>	<i>j[14:12]</i>
(n + 18)	sll	W	<i>rs1</i>	<i>shiftToRs1</i>	<i>j[19:15]</i>
(n + 19)	sra	W	<i>instr</i>	<i>shiftBy11</i>	<i>j[31:20]Pre</i>
(n + 20)	and	W	<i>j[31:20]Pre</i>	<i>-20Bitmask</i>	<i>j[31:20]</i>
(n + 21)	add	W	<i>b[10:5]</i>	<i>j[4:0]</i>	<i>j[10:0]</i>
(n + 22)	add	W	<i>j[11]</i>	<i>j[10:0]</i>	<i>j[11:0]</i>
(n + 23)	add	W	<i>j[14:12]</i>	<i>j[11:0]</i>	<i>j[14:0]</i>
(n + 24)	add	W	<i>j[19:15]</i>	<i>j[14:0]</i>	<i>j[19:0]</i>
(n + 25)	add	W	<i>j[31:20]</i>	<i>j[19:0]</i>	<i>jTypeImm</i>

**Figure 7:** Extraction of all *imm* types from the instruction

(n + 0)	eq	Bool	opcode	store		isSType
(n + 1)	eq	Bool	opcode	branch		isBType
(n + 2)	eq	Bool	opcode	auipc		uType1
(n + 3)	eq	Bool	opcode	lui		uType2
(n + 4)	or	Bool	uType1	uType2		isUType
(n + 5)	eq	Bool	opcode	jal		isJType
(n + 6)	ite	W	isSType	sTypeImm	iTypeImm	checkS
(n + 7)	ite	W	isBType	bTypeImm	checkS	checkB
(n + 8)	ite	W	isUType	uTypeImm	checkB	checkU
(n + 9)	ite	W	isJType	jTypeImm	checkU	imm32
(n + 10)	sext	D	imm32	32		imm

**Figure 8:** Finding the correct immediate by opcode

```

for i from 1 to 31 do
  add to model:
    n  eq  Bool  rs1  iConst  isRs1Xi
end
add to model:
  n  ite  D  isRs1X1  x1  x0  checkX1
for i from 2 to 30 do
  add to model:
    n  ite  D  isRs1Xi  xi  checkX(i - 1)  checkXi
end
add to model:
  n  ite  D  isRs1X31  x31  checkX30  rs1val

```

**Algorithmus 4 :** Extracting the value of the register designated by *rs1*

<i>(isJALR already exists)</i>					
<b>n</b>	<b>and</b>	Bool	<i>isLoad</i>	<i>is5Funct3</i>	<i>isLHU</i>
<b>(n + 0)</b>	<b>consth</b>	W	<i>20</i>		<i>SUBWf7</i>
<b>(n + 1)</b>	<b>eq</b>	Bool	<i>funct7</i>	<i>SUBWf7</i>	<i>fitsF7SUBW</i>
<b>(n + 2)</b>	<b>and</b>	Bool	<i>is0Funct3</i>	<i>fitsF7SUBW</i>	<i>fitsF3SUBW</i>
<b>(n + 3)</b>	<b>and</b>	Bool	<i>isLoad</i>	<i>fitsF3SUBW</i>	<i>isSUBW</i>

**(TODO: Use subfigs)**

**Figure 9:** Instruction detection of JALR, LHU and SUBW as described in Algorithmus 5

#### 4.2.6 Instruction Detection

For the next-state logic, the only thing left that we need to know is the actual current command. So I defined a check *isInstruction* for each instruction. As this is quite repetitive, Algorithmus 5 describes a generalised approach to reach these Booleans. An example for each instruction subgroup in Algorithmus 5 can be found in Figure 9. Of course the funct7 checks from the *needsf7* subgroup can be reused if multiple instructions use the same funct7.

#### 4.2.7 Next-State Logic

The next state logic is basically the core of the model. Almost everything else works towards this point. The Goal is to create the changes each instruction would make and then only inserting the changes specific to the instruction in the state. Each state node in the model must have an accompanying next node to work as intended. But first the changed values are needed.

#### 4.2.8 Creating all Values of Instruction execution

It would be too long and unnecessary to go through all instructions, as this is simply following the RV64I ISA, but I want to give an example for each group of instructions as they were divided in Table 1. I show this for AUIPC, JALR, BEQ, LHU, SD, ANDI, SLLIW, SLT and SUBW in Figure 10. In this examples one can see multiple overlaps which can

add to model:

(n + 0)	eq	Bool	opcode	load	isLoad
(n + 1)	eq	Bool	opcode	opImm	isOpImm
(n + 2)	eq	Bool	opcode	auipc	isAUIPC
(n + 3)	eq	Bool	opcode	opImm32	isOpImm32
(n + 4)	eq	Bool	opcode	store	isStore
(n + 5)	eq	Bool	opcode	op	isOp
(n + 6)	eq	Bool	opcode	lui	isLUI
(n + 7)	eq	Bool	opcode	op32	isOp32
(n + 8)	eq	Bool	opcode	branch	isBranch
(n + 9)	eq	Bool	opcode	jalr	isJALR
(n + 10)	eq	Bool	opcode	jal	isJAL

for i from 0 to 7 do

add to model:

n	eq	Bool	funct3	iConst	isiFunct3
---	----	------	--------	--------	-----------

end

onlyOp ← [LUI, AUIPC, JAL, JALR]

needsf7 ← [SRL, SRA, SRLI, SRAI, SRLW, SRAW, SRLWI, SRAWI, ADD, SUB, ADDW, SUBW]

rest ← [ all other instructions ]

for all instructions I in onlyOp do

isI is already defined

end

for all instructions I in rest do

opname ← opcode name of I

f3val ← expected funct3 of I as digit

add to model:

n	and	Bool	isopname	isf3valFunct3	isI
---	-----	------	----------	---------------	-----

end

for all instructions I in needsf7 do

opname ← opcode name of I

f3val ← expected funct3 of I as digit

f7hex ← expected funct7 of I as hexadecimal number

add to model:

(n + 0)	consth	W	f7hex	If7	
(n + 1)	eq	Bool	funct7	If7	fitsF7I
(n + 2)	and	Bool	isf3valFunct3	fitsF7I	fitsF3I
(n + 3)	and	Bool	isopname	fitsF3I	isI

end

**Algorithmus 5** : Generalised approach to instruction detection

$(n + 0)$	add	D	<i>imm</i>	<i>pc</i>	<i>rdAUIPC</i>
-----------	-----	---	------------	-----------	----------------

10.1: AUIPC

$(n + 0)$	add	AS	<i>pc</i>	<i>pcInc</i>	<i>nextPc</i>
$(n + 0)$	add	D	<i>imm</i>	<i>rs1val</i>	<i>pcJALR64pre</i>
$(n + 0)$	and	D	<i>-1Const</i>	<i>pcJALR64pre</i>	<i>pcJALR64</i>
$(n + 0)$	slice	AS	<i>pcJALR64</i>	<i>15</i>	<i>pcJALR</i>
$(n + 0)$	uext	D	<i>nextPc</i>	<i>48</i>	<i>rdJALR</i>
(TODO: pc overflow erwähnen)					

10.2: JALR

Figure 10: Instruction execution for chosen instructions

$(n + 0)$	add	AS	<i>pc</i>	<i>pcInc</i>	<i>nextPc</i>
$(n + 0)$	slice	AS	<i>imm</i>	<i>15</i>	<i>0</i>
$(n + 0)$	add	AS	<i>pc</i>	<i>branchImm</i>	<i>branchPc</i>
$(n + 0)$	eq	Bool	<i>rs1val</i>	<i>rs2val</i>	<i>isBEQcond</i>
$(n + 0)$	ite	AS	<i>isBEQcond</i>	<i>branchPc</i>	<i>nextPc</i>

10.3: BEQ

Figure 10: Instruction execution for chosen instructions

be used, e.g. the addresses for load and store instructions or the 32bit versions of the word instructions. Also I took SD to show that all other store instructions happen as interim results of preparing SD. It is similar with load instructions, but here we only get overlapping pre-results which each have to be sign extended to the expected 64bit on their own.

With this done we can sort each change to its instruction.

### The next Memory

As said, defining the next memory array is the simplest. I just cascade through all store instructions with if-then-else nodes and by setting the final 'else' as the current memory array, if no 'if' catches, the array is not changed. All this is shown in Figure 11.



(n + 0)	add	D	<i>rs1val</i>	<i>imm</i>		<i>1stAddrPre</i>
(n + 0)	slice	AS	<i>1stAddrPre</i>	<i>15</i>	<i>0</i>	<i>1stAddr</i>
(n + 0)	add	AS	<i>1stAddr</i>	<i>addressInc</i>		<i>2ndAddr</i>
(n + 0)	read	B	<i>memory</i>	<i>1stAddr</i>		<i>loadB1</i>
(n + 0)	read	B	<i>memory</i>	<i>2ndAddr</i>		<i>loadB2</i>
(n + 0)	concat	H	<i>loadB2</i>	<i>loadB1</i>		<i>loadB2B1</i>
(n + 0)	uext	D	<i>loadB2B1</i>	<i>48</i>	<i>0</i>	<i>rdLHU</i>

10.4: LHU

Figure 10: Instruction execution for chosen instructions

(n + 0)	add	D	<i>rs1val</i>	<i>imm</i>		<i>1stAddrPre</i>
(n + 0)	slice	AS	<i>1stAddrPre</i>	<i>15</i>	<i>0</i>	<i>1stAddr</i>
(n + 0)	add	AS	<i>1stAddr</i>	<i>addressInc</i>		<i>2ndAddr</i>
(n + 0)	add	AS	<i>2ndAddr</i>	<i>addressInc</i>		<i>3rdAddr</i>
(n + 0)	add	AS	<i>3rdAddr</i>	<i>addressInc</i>		<i>4thAddr</i>
(n + 0)	add	AS	<i>4thAddr</i>	<i>addressInc</i>		<i>5thAddr</i>
(n + 0)	add	AS	<i>5thAddr</i>	<i>addressInc</i>		<i>6thAddr</i>
(n + 0)	add	AS	<i>6thAddr</i>	<i>addressInc</i>		<i>7thAddr</i>
(n + 0)	add	AS	<i>7thAddr</i>	<i>addressInc</i>		<i>8thAddr</i>
(n + 0)	slice	B	<i>rs2val</i>	<i>7</i>	<i>0</i>	<i>storeB1</i>
(n + 0)	slice	B	<i>rs2val</i>	<i>15</i>	<i>8</i>	<i>storeB2</i>
(n + 0)	slice	B	<i>rs2val</i>	<i>23</i>	<i>16</i>	<i>storeB3</i>
(n + 0)	slice	B	<i>rs2val</i>	<i>31</i>	<i>24</i>	<i>storeB4</i>
(n + 0)	slice	B	<i>rs2val</i>	<i>39</i>	<i>32</i>	<i>storeB5</i>
(n + 0)	slice	B	<i>rs2val</i>	<i>47</i>	<i>40</i>	<i>storeB6</i>
(n + 0)	slice	B	<i>rs2val</i>	<i>55</i>	<i>48</i>	<i>storeB7</i>
(n + 0)	slice	B	<i>rs2val</i>	<i>63</i>	<i>56</i>	<i>storeB8</i>
(n + 0)	write	Mem	<i>memory</i>	<i>1stAddr</i>	<i>storeB1</i>	<i>memorySB</i>
(n + 0)	write	Mem	<i>memorySB</i>	<i>2ndAddr</i>	<i>storeB2</i>	<i>memorySH</i>
(n + 0)	write	Mem	<i>memorySH</i>	<i>3rdAddr</i>	<i>storeB3</i>	<i>memoryB3</i>
(n + 0)	write	Mem	<i>memoryB3</i>	<i>4thAddr</i>	<i>storeB4</i>	<i>memorySW</i>
(n + 0)	write	Mem	<i>memorySW</i>	<i>5thAddr</i>	<i>storeB5</i>	<i>memoryB5</i>
(n + 0)	write	Mem	<i>memoryB5</i>	<i>6thAddr</i>	<i>storeB6</i>	<i>memoryB6</i>
(n + 0)	write	Mem	<i>memoryB6</i>	<i>7thAddr</i>	<i>storeB7</i>	<i>memoryB7</i>
(n + 0)	write	Mem	<i>memoryB7</i>	<i>8thAddr</i>	<i>storeB8</i>	<i>memorySD</i>

10.5: SD

Figure 10: Instruction execution for chosen instructions

$(n + 0)$	and	D	$rs1val$	$imm$	$rdANDI$
-----------	-----	---	----------	-------	----------

10.6: ANDI

Figure 10: Instruction execution for chosen instructions

$(n + 0)$	and	W	$imm32$	$5Bitmask$	$shamtIW$
$(n + 0)$	slice	W	$rs1val$	$31$	$0$ $rs1val32$
$(n + 0)$	sll	W	$rs1val32$	$shamtIW$	$rdSLLIWpre$
$(n + 0)$	sext	D	$rs1val32$	$32$	$rdSLLIW$

10.7: SLLIW

Figure 10: Instruction execution for chosen instructions

$(n + 0)$	slt	Bool	$rs1val$	$rs2val$	$rdSLTpre$
$(n + 0)$	uext	D	$rdSLTpre$	$63$	$rdSLT$

10.8: SLT

Figure 10: Instruction execution for chosen instructions

$(n + 0)$	slice	W	$rs1val$	$31$	$0$ $rs1val32$
$(n + 0)$	slice	W	$rs2val$	$31$	$0$ $rs2val32$
$(n + 0)$	sub	W	$rs1val32$	$rs2val32$	$rdSUBWpre$
$(n + 0)$	sext	D	$rdSUBWpre$	$32$	$rdSUBW$

10.9: SUBW

Figure 10: Instruction execution for chosen instructions

$(n + 0)$	ite	Mem	$isSB$	$memorySB$	$memory$	$newMem3$
$(n + 0)$	ite	Mem	$isSH$	$memorySH$	$newMem3$	$newMem2$
$(n + 0)$	ite	Mem	$isSW$	$memorySW$	$newMem2$	$newMem1$
$(n + 0)$	ite	Mem	$isSD$	$memorySD$	$newMem1$	$newMem$
$(n + 0)$	next	Mem	$memory$	$newMem$		

Figure 11: Next-State logic for the memory array

$(n + 0)$	ite	AS	<i>isBGEU</i>	<i>pcBGEU</i>	<i>nextPc</i>	<i>newPc7</i>
$(n + 0)$	ite	AS	<i>isBLTU</i>	<i>pcBLTU</i>	<i>newPc7</i>	<i>newPc6</i>
$(n + 0)$	ite	AS	<i>isBGE</i>	<i>pcBGE</i>	<i>newPc6</i>	<i>newPc5</i>
$(n + 0)$	ite	AS	<i>isBLT</i>	<i>pcBLT</i>	<i>newPc5</i>	<i>newPc4</i>
$(n + 0)$	ite	AS	<i>isBNE</i>	<i>pcBNE</i>	<i>newPc4</i>	<i>newPc3</i>
$(n + 0)$	ite	AS	<i>isBEQ</i>	<i>pcBEQ</i>	<i>newPc3</i>	<i>newPc2</i>
$(n + 0)$	ite	AS	<i>isJALR</i>	<i>pcJALR</i>	<i>newPc2</i>	<i>newPc1</i>
$(n + 0)$	ite	AS	<i>isJAL</i>	<i>pcJAL</i>	<i>newPc1</i>	<i>newPc</i>
$(n + 0)$	next	AS	<i>pc</i>	<i>newPc</i>		

**Figure 12:** Next-State logic for the pc register

### The next pc

For the next pc it looks mostly the same as shown in Figure 12. Only the behaviour if no 'if' catches is different as pc must point to the next instruction to execute. This nextPc was already computed for the JAL and JALR instructions so I reused it. The unconditional jumps also change the value in rd, but this is done in the next subsection.

### The next rd

At last the x registers must be updated. The procedure is defined in Figure 6. With exception of x0 this is the same for all these registers. Also it is similar in its procedure as defining the next memory or pc but instead of a hand full of instructions, I have to go over 39 of them as only branch and store instructions do not change rd. Because of this, I took the liberty to not exactly show the cascade for all relevant instructions in Algorithmus 6 but only indicate it.

## 4.2.9 Constraints

**(TODO: Iterations counter auch hier)**

add to model:							
<b>n</b>	<b>next</b>	<b>D</b>	<i>x0</i>	<i>x0</i>			
for <b>i</b> from 1 to 31 do							
add to model:							
( <b>n</b> + 0)	ite	D	<i>isLUI</i>	<i>rdLUI</i>	<i>xi</i>	<i>newXi-49</i>	
	⋮	ite	⋮	⋮	⋮	⋮	
( <b>n</b> + 47)	ite	D	<i>isSRAW</i>	<i>rdSRAW</i>	<i>newXi-2</i>	<i>newXi-1</i>	
( <b>n</b> + 48)	eq	Bool	<i>rd</i>	<i>iConst</i>		<i>isRdXi</i>	
( <b>n</b> + 49)	ite	D	<i>isRdXi</i>	<i>newXi-1</i>	<i>xi</i>	<i>newXi</i>	
( <b>n</b> + 50)	next	D	<i>xi</i>	<i>newXi</i>			
end							

**Algorithmus 6** : Next-state logic for all x registers

### 4.3 Testing for Correctness

### 4.4 Functional vs Relational Next-State Logic

## 5 Benchmarks

### 5.1 MultiAdd in Functional and Relational Next-State-Logic

### 5.2 Memory Operations

### 5.3 Results



# Bibliography

- [1] *The RISC-V Instruction Set Manual Volume I: Unprivileged ISA*, 2025, version 20250508. [Online]. Available: <https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications>
- [2] A. Niemetz, M. Preiner, C. Wolf, and A. Biere, “Btor2 , BtorMC and Boolector 3.0,” in *Computer Aided Verification*, H. Chockler and G. Weissenbacher, Eds. Cham: Springer International Publishing, 2018, pp. 587–595.
- [3] F. Schrögendorfer, “Bounded Model Checking of Lockless Programs,” Master’s thesis, Johannes Kepler University Linz, August 2021. [Online]. Available: <https://epub.jku.at/obvulihs/download/pdf/6579523>
- [4] A. Waterman, Y. Lee, D. A. Patterson, and K. Asanović, “The risc-v instruction set manual, volume i: Base user-level isa,” UC Berkeley, Tech. Rep. UCB/EECS-2011-62, May 2011. [Online]. Available: <http://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.html>
- [5] “History of RISC-V,” <https://riscv.org/about/>, accessed: 15.08.2025.

