Bachelor Thesis

Benchmark of RISC-V in BTOR2

Jan Krister Möller

Examiner: Dr. Mathias Fleury

University of Freiburg
Faculty of Engineering
Department of Computer Science
Chair of Computer Architecture

August 24, 2025

Writing Period

 $24.\,06.\,2025 - 24.\,09.\,2025$

Examiner

Dr. Mathias Fleury

Declaration

I hereby declare that I am the sole author and o	composer of my thesis and that no
other sources or learning aids, other than those li	sted, have been used. Furthermore,
I declare that I have acknowledged the work of oth	ners by providing detailed references
of said work.	
I hereby also declare that my Thesis has not been	n prepared for another examination
or assignment, either wholly or excerpts thereof.	
Place, Date Sig	nature

Declaration on Usage of generative AI

I hereby declare that, with the approval of my examiner, I have employed the
generative AI tool "GitHub Copilot" during the preparation of this thesis solely for
spellchecking and enhancing the formality of my written expression. Furthermore,
I expressly confirm that this tool was not used to generate data or as a source of
factual information or content for this thesis.
Place, Date Signature

Abstract

foo bar [1] [2] [3]

Contents

1	Mot	ivation	I	1
2	RIS	C-V		3
	2.1	Overv	iew	3
	2.2	The B	RV64I ISA	4
	2.3	Simul	ation of RISC-V	6
		2.3.1	Representing the State of a RISC-V Processor	6
		2.3.2	Instruction detection	6
		2.3.3	Instruction execution	6
		2.3.4	Saving the State of a RISC-V Processor	6
3	вто	DR2		9
	3.1	Model	Checking	9
	3.2	The E	TOR2 Language	9
	3.3	The E	BTOR2 Witness	10
4	Trai	nsformi	ing RISC-V to BTOR2	11
	4.1	The C	Concept	11
	4.2	Encod	ling	12
		4.2.1	Constants	13
		4.2.2	State Representation	13
		4.2.3	Initialization	13
		4.2.4	Fetching the current instruction	17

		4.2.5	Deconstruction of the instruction	17
		4.2.6	Instruction Detection	20
		4.2.7	Next-State Logic	22
		4.2.8	Constraints	22
	4.3	Testin	g for Correctness	22
		4.3.1	State Fuzzer	22
		4.3.2	Automated Logging	22
	4.4	Functi	ional vs Relational Next-State Logic	22
5	Ben	chmark	KS	23
	5.1	Multiz	Add in Functional and Relational Next-State-Logic	23
	5.2	Memo	ry Operations	23
	5.3	Result	SS	23
Bi	bliogi	raphy		25

List of Figures

1	RV64I encoding formats	5
2	Construction of .state files	7
3	Constants for transforming RISC-V to BTOR2	14
4	State representation for transforming RISC-V to BTOR2	15
5	Fetching instruction	17
6	Extraction (without immediate)	18
7	Extraction of immediate types	19
8	Finding the correct immediate	20
9	Examples for instruction detection	20

List of Tables

1	RV64I Instruction Subset													6	

Liste der Algorithmen

1	Generating initialisation constants	16
2	Initialising states	17
3	Instruction detection	21

1 Motivation

This is a template for an undergraduate or master's thesis. The first sections are concerned with the template itself. If this is your first thesis, consider reading.

2 RISC-V

As the first foundation for my benchmarks and, consequently, this thesis, I will discuss RISC-V and its operational principles.

2.1 Overview

RISC-V is an open-source instruction set architecture first published in May 2011 by A. Waterman et al. [4]. As indicated by its name, it is based on the RISC design philosophy. (TODO: Explain RISC (compare wiki)) Since 2015, the development of RISC-V has been coordinated by the RISC-V International Association, a non-profit corporation based in Switzerland since 2020 [5]. Its objectives include providing an *open* ISA that is freely available to all, a *real* ISA suitable for native hardware implementation, and an ISA divided into a *small* base integer ISA usable independently, for example in educational contexts, with optional standard extensions to support general-purpose software development [1, Chapter 1].

Currently, RISC-V comprises four base ISAs: RV32I, RV64I, RV32E, and RV64E, which can be extended with one or more of the 47 ratified extension ISAs [1, Preface].

(EXTEND: Additional content may be required here) (TODO: Mention little endian?)

For the purposes of this work, I will focus on a subset of the RV64I ISA.

2.2 The RV64I ISA

RV64I is not overly complex, but its structure is essential for understanding the subsequent work presented in this thesis. Therefore, I will explain all elements relevant to my research.

RV64I features 32 64-bit registers, labeled x0-x31, where x0 is hardwired to zero across all bits. Registers x1-x31 are general-purpose and may be interpreted by various instructions as collections of booleans, two's complement signed binary integers, or unsigned integers. Additionally, there is a register called pc, which serves as the program counter and holds the address of the current instruction [1, Chapters 4.1, 2.1].

In RV64I, memory addresses are 64 bits in size. As the memory model is defined to be single-byte addressable, the address space of RV64I encompasses 2⁶⁴ bytes [1, Chapter 1.4].

Like nearly all standard ISAs of RISC-V, RV64I employs a standard instruction encoding length of 32 bits, or one *word*. Only the compressed extension C introduces instructions with a length of 16 bits [1, Chapter 1.5], which is not relevant for this discussion. All RV64I instructions are encoded in one of the six formats illustrated in Figure 1.

The design of these formats results in the following features:

- Due to RISC-V's little-endian nature, the *opcode*, which encodes the general instruction, is always read first. Further specification of the instruction via funct3 and funct7 is consistently located at the same positions.
- If utilized by the instruction, the destination register rd and the source registers rs1 and rs2 are always found in the same locations, simplifying decoding.

31		25 24		20 :	19		15	14	12	11			7	6		0	,
L	funct7		rs2		Ċ	rs1		fu	inct3			rd			opcode		R-Type
31				20 :	19		15	14	12	11			7	6		0	
L	imm	[11:0]			Ċ	rs1		fu	inct3			rd			opcode		I-Type
31		25 24		20 :	19		15	14	12	11			7	6		0	-
L	imm[11:5]		rs2		Ċ	rs1		fu	inct3		imi	m[4:0]		opcode		S-Type
31 30)	25 24		20	19		15	14	12	11		8	7	6		0	_
[12]	imm[10:5]	<u>. L</u>	rs2			rs1		fı	ınct3	i	mm	4:1]	[11]		opcode		В-Туре
31									12	11			7	6		0	
L			imm[31	L:12]	Ċ							rd			opcode		U-Type
31 30)		2	1 20	19				12	11			7	6		0	-
[20]	imm	[10:1]		111	Ċ	imm[19:1	2]				rd			opcode		J-Type

Figure 1: RV64I encoding formats, used in [1, Chapter 2.3]

• The highest bit of the immediate value *imm* is always bit 31, making it straightforward to sign-extend the immediate value.

Note that each immediate subfield is labeled with its bit position within the immediate value. Immediate values are always sign-extended to 31 bits, and in the case of U-, B-, and J-type formats, the missing lower bits are filled with zeros.

The instructions relevant to my work are listed in Table 1

I have divided the instructions in Table 1 into nine groups based on their operations. LUI and AUIPC move a high immediate into rd; JA* instructions are unconditional jumps, and B* instructions are conditional jumps. L* instructions load sign-extended values from memory, either as Byte, Halfword, Word, or Doubleword lengths. Conversely, S* instructions write values of the specified length to memory. (TODO: arithmetic) Note that the suffix U denotes operations where values are processed as unsigned.

I left out FENCE, ECALL and EBREAK instructions as without I/O interaction or an environment like an OS or a debugger, these are not needed.

INSTR	TYPE	INSTR	TYPE	INSTR	TYPE	INSTR	TYPE
LUI	U	LW	Ι	XORI	Ι	SLT	R
AUIPC	U	LD	I	ORI	I	SLTU	R
JAL	J	LBU	I	ANDI	I	XOR	R
JALR	I	LHU	I	SLLI	I	OR	R
BEQ	В	LWU	I	SRLI	I	AND	R
BNE	В	SB	S	SRAI	I	SLL	R
BLT	В	SH	S	ADDIW	I	SRL	R
BGE	В	SW	S	SLLIW	I	SRA	R
BLTU	В	SD	S	SRLIW	I	ADDW	R
BGEU	В	ADDI	I	SRAIW	I	SUBW	R
LB	I	SLTI	I	ADD	R	SLLW	R
LH	I	SLTIU	I	SUB	R	SRLW	R
						SRAW	R

Table 1: Subset of RV64I instructions (TODO: Maybe rework, not happy yet)

2.3 Simulation of RISC-V

(TODO: This may be better placed in Chapter 4, but the state file is relevant here.)

2.3.1 Representing the State of a RISC-V Processor

2.3.2 Instruction detection

2.3.3 Instruction execution

2.3.4 Saving the State of a RISC-V Processor

To preserve the current state of a RISC-V processor, both the registers and memory must be stored. For this purpose, I have devised the format shown in Figure 2. The

- 1 REGISTERS:
- 2 PC: current pc in hex
- 3 x(0-31): value of register in hex

5 MEMORY:

6 (address in hex): byte, halfword, word or doubleword in hex

Figure 2: Construction of .state files

minimal file consists only of the two designators "REGISTERS:" and "MEMORY:", the current pc, and one empty line.

3 BTOR2

The second foundation of my benchmarks is BTOR2, a word-level model checking

format published by A. Niemetz et al. [2].

3.1 Model Checking

(TODO: Write something about model checking...)

3.2 The BTOR2 Language

Generally in BTOR2, every line represents either a sort or a node, where normally the

line number acts as an identifier. A sort behaves similar to a type as with it, either

the length of a bitvector or the size of an array of bitvectors is defined. Nodes on the

other hand represent a value of a defined sort and come as constants, operations or

constraints. These values can later on be referenced by the node identifier, so the

line number. The syntax of BTOR2 can be found at [2, figure 1] and corresponding

operators in [2, table 1]

Key features of BTOR2 include its ability to operate sequentially, which makes the

implementation of a RISC-V structure highly convenient. The main feature is the

state operator, which defines a node that is sequentially updated. With an init

node, this state can be assigned an initial value, and with next, the sequentially next

9

state can be defined. Finally, constraints can be used to specify endpoints for a model. These endpoints may indicate that something unintended has occurred or that the intended information has been found. In either case, the resulting model is provided as a witness.

3.3 The BTOR2 Witness

After receiving a witness, it must be interpreted. On the second line of a witness, the constraint that was triggered is specified. Subsequently, for each sequential iteration, the witness first presents—marked with #x, where x is the iteration number—a representation of all states in the current iteration. Second, marked with @x, all inputs for the iteration are listed.

(TODO: Maybe a bit more, its a bit bare bones)

4 Transforming RISC-V to BTOR2

This chapter addresses the main problem of the thesis: transforming RISC-V code into the BTOR2 format for benchmarking purposes. My primary reference for this endeavor is F. Schrögendorfer's master's thesis, "Bounded Model Checking in Lockless Programs"[3], in which he describes, among other topics, an encoding concept for a minimal machine in a multiprocessor context [3, Chapter 2] and two approaches to next-state logic: a functional [3, Chapter 6] and a relational [3, Chapter 7] approach. I will focus on the relational approach; a discussion of both approaches can be found in Section 4.4.

4.1 The Concept

To successfully execute a RISC-V instruction, three fundamental steps must occur in sequence:

- Fetch the current instruction from memory
- Identify the instruction
- Execute the instruction

Due to the fixed instruction length of RISC-V, as mentioned in Section 2.2, fetching the current instruction is straightforward. Ultimately, we want a node that retrieves a word from memory at the location specified by pc.

For basic identification, the opcode must be extracted and checked. Depending on the opcode, further distinctions between instructions require extracting and checking funct3 and, if necessary, funct7. Ultimately, we want a node for each instruction, which holds a boolean value indicating whether this instruction was fetched.

To execute the instruction, we need to extract the values of the immediate imm and, if used, the registers rs1 and rs2. All instructions only modify rd, pc, or memory. Therefore, the next-state logic can be generalized for these three cases.

Memory is only modified when a store instruction is identified. As all store instructions share the same type, computing the memory address is consistent across them. The final step is overwriting the memory at this address.

For the pc, except for jump commands, it always increments to point to the next instruction. The two unconditional jumps, JAL and JALR, must be handled separately. For branch instructions, after determining whether the relevant condition for the instruction holds, we can generalize, as all branch instructions execute the same operation from this point onward.

With rd, generalization across instructions is not feasible. However, we can generalize across all possible registers by adding a check in each register's update function to determine whether the register in question is rd.

4.2 Encoding

For better visualisation in the BTOR2 code I will mark all sort-ids in grey, all node-ids in red and all non-id numbers blue. As described in the BTOR2 syntax [2, Figure 1], each line can get an accompanying symbol. Sadly those cant be used as an alias to the line numbers, but for increased clarity, in the following figures I will use them as such aliases. With this I can also start each new figure with the relative line number

n and it makes it feasible to describe processes with algorithms. In the following, i will describe how I construct a BTOR2 model for a RISC-V state file.

4.2.1 Constants

First off, I added the sorts needed and some general purpose useful constants into the BTOR2 model as seen in Figure 3. Of note is the Representation of the memory as an array of addressable memory cells of each 1byte. Obviously, the set address space of 16bit is magnitudes away of the expected address space of 64bit, but representing a 64bit addressable memory with its resulting $2^{64}B \approx 18Exabyte$ is not implementable. Therefore, as I needed a feasible amount of memory space, I artificially chose a 16bit address space as a soft minimum. With 65kB and therefore programs with possibly > 10000 instructions I deemed this memory sufficient for most use cases. Despite this, the encoding is implemented in such a way that the address space can be altered with. (TODO: benchmark auswirkungen von memory size)

4.2.2 State Representation

The next logical step is defining a representation of a RISC-V state. Tis is straightforward as shown in Figure 4. I also introduced a flag for each register in my code. They track if the register was written to and makes it possible to shorten a state file transformed from a witness to only the relevant registers. As they have no impact on the operation of the BTOR2 model, I will not mention them again.

4.2.3 Initialization

To initialize a state in BTOR2 from a RISC-V state file, the values in the registers must be loaded as constants, and for each memory address mentioned in the state file, the value and address has to be loaded as constants. Due to the inability to

1	sort	bitvec	1		Bool
2	sort	bitvec	16		AS
3	sort	bitvec	8		В
4	sort	bitvec	16		Н
5	sort	bitvec	32		W
6	sort	bitvec	64		D
7	sort	array	2	3	Mem
8	one	Bool			true
9	zero	Bool			false
10	one	AS			addressInc
11	zero	В			${\tt emptyCell}$
12	one	W			bitPicker
13	zero	D			emptyReg
14	consth	W	01F		5Bitmask
15	consth	W	03F		6Bitmask
16	consth	W	07f		7Bitmask
17	consth	W	Offf		12Bitmask
18	consth	\mathbb{W}	Offfff		20Bitmask
19	constd	\mathbb{W}	7		${ t shift ToRd}$
20	constd	\mathbb{W}	15		shiftToRs1
21	constd	W	20		shiftToRs2
22	constd	\overline{W}	12		${\it shiftToFunct3}$
23	constd	\mathbb{W}	25		${\it shiftToFunct7}$
24	constd	\overline{W}	3		load
25	constd	W	19		opImm
26	constd	\mathbb{W}	23		auipc
27	constd	\overline{W}	27		opImm32
28	constd	\overline{W}	35		store
29	constd	\overline{W}	51		op
30	constd	$\overline{\mathbb{W}}$	55		lui
31	constd	W	59		op32
32	constd	W	99		branch
33	constd	$\overline{\mathbb{W}}$	103		jalr
34	constd	$\overline{\mathbb{W}}$	111		jal
35	constd	$\overline{\mathbb{W}}$	5		shiftBy5
36	constd	$\overline{\mathbb{W}}$	11		shiftBy11
1		-			. 6 1

(TODO: Maybe neusortieren, andere constanten aufnehmen. Explain)

Figure 3: Constants for encoding

(n + 0)	state	D	x0	(n + 17)	state	D	
(n + 1)	state	D	x1	(n + 18)	state	D	
(n + 2)	state	D	x2	(n + 19)	state	D	
(n + 3)	state	D	<i>x3</i>	(n + 20)	state	D	
(n + 4)	state	D	x4	(n + 21)	state	D	
(n + 5)	state	D	x5	(n + 22)	state	D	
(n + 6)	state	D	x6	(n + 23)	state	D	
(n + 7)	state	D	x7	(n + 24)	state	D	
(n + 8)	state	D	x8	(n + 25)	state	D	
(n + 9)	state	D	x9	(n + 26)	state	D	
(n + 10)	state	D	x10	(n + 27)	state	D	
(n + 11)	state	D	x11	(n + 28)	state	D	
(n + 12)	state	D	x12	(n + 29)	state	D	
(n + 13)	state	D	x13	(n + 30)	state	D	
(n + 14)	state	D	x14	(n + 31)	state	D	
(n + 15)	state	D	x15	(n + 32)	state	AS	
(n + 16)	state	D	x16	(n + 33)	state	Mem	

Figure 4: State representation for encoding

represent a full 64bit address space, the shrinking of the address space from state file to BTOR2 model must be handled. I decided to just initialiase the addresses up to the BTOR2 model address space maximum and cut all others in the state file as I deem this the most predictable behaviour. Everything not mentioned in the state file will be zero-initialised. At last these constants must be used to initialise the state. For the registers this is straight forward, for the memory we must first write all memory addresses into a placeholder array wich then we can use to initialise the real memory. Due to constraints in BTOR2, these constants have to be defined **before** the states, but initialisation with the values must happen after the states. This means that this initialisation process **wrappes around** the state representation. The generation of constants is shown in Algorithmus 1, whereas the actual initialization is shown in Algorithmus 2.

```
truePc \leftarrow value of pc in state file
maxPc \leftarrow \text{number of addresses in BTOR2 model}
pcValue \leftarrow truePc \text{ modulo } maxPc
add to model:
 (n + 0)
             constd
                        AS
                              pcValue
                                          pcConst
\overline{\mathbf{n} += 1}
for every register x_i do
   if register is initialised in state file then
        registerValue \leftarrow value of x_i
        if registerValue \neq 0 then
           add to model:
             (n + 0)
                         constd
                                   \mathbb{D}
                                        register Value
                                                           x_i Const
        end
   end
end
add to model:
                                                     memPH
 (n + 0)
                      Mem
             state
 (n + 1)
             init
                       Mem
                              memPH (n + 0)
\overline{n+=2}
lastPH \leftarrow memPH
allInitialCells \leftarrow all initialised memory cells in the state file
cutInitialCells \leftarrow remove all cells with address over maxPc
for every cell c in cutInitialCells do
   address \leftarrow address of c
    value \leftarrow value of c
    add to model:
                                   address
     (n + 0)
                 constd
                            AS
     (n + 1)
                 constd
                            В
                                   value
     (n + 2)
                            Mem
                                   lastPH (n + 0) (n + 1)
                                                                    PHAfterC
                 write
   \overline{n+=3}
   lastPH \leftarrow PHAfterC
end
keep lastPH for initialisation
```

Algorithmus 1: Generating initialisation constants from state file in BTOR2

```
add to model:
  (n + 0)
                            pc pcConst
              init
                      AS
for every register x_i do
    if x_iConst was defined then
        add to model:
          (n + 0)
                      init
                                   x_i x_i Const
    \quad \text{end} \quad
end
add to model:
 (n + 0)
              init
                      Mem
                             memory lastPh
\overline{\mathbf{n} += 1}
```

Algorithmus 2: Initialising states in the BTOR2 model

(n + 0)	read	В	memory	pc	instrB1
(n + 1)	add	AS	addressInc	pc	$pc{+}1$
(n + 2)	read	В	memory	$pc{+}1$	instrB2
(n + 3)	add	AS	addressInc	$pc{+}1$	pc+2
(n + 4)	read	В	memory	pc+2	instrB3
(n + 5)	add	AS	addressInc	pc+2	pc+3
(n + 6)	read	В	memory	pc+3	instrB4
(n + 7)	concat	Н	instrB2	instrB1	instrH1
(n + 8)	concat	Н	instrB4	instrB3	instrH2
(n + 9)	concat	W	instrH2	instrH1	instr

Figure 5: Fetching the current instruction from memory

4.2.4 Fetching the current instruction

To fetch the current instruction, i read the 4 bytes of the instruction and concatenate them as seen in Figure 5

4.2.5 Deconstruction of the instruction

Now having the instruction, we can deconstruct it to extract the opcode, rd, rs1, rs2, funct3, funct7 and imm. For everything apart of imm, this can be done by a shift

(n + 0)	and	W	instr	7Bitmask	opcode
(n + 1)	srl	\overline{W}	instr	shiftToRd	rdPre
(n + 2)	and	W	rdPre	5Bitmask	rd
(n + 3)	srl	\mathbb{W}	instr	shift ToRs1	rs1Pre
(n + 4)	and	\overline{W}	rs1Pre	5Bitmask	rs1
(n + 5)	srl	\overline{W}	instr	shift ToRs 2	rs2Pre
(n + 6)	and	\overline{W}	rs2Pre	5Bitmask	rs2
(n + 7)	srl	W	instr	shift To Funct 3	funct 3 Pre
(n + 8)	and	\overline{W}	funct 3 Pre	shiftRd	funct3
(n + 9)	srl	W	instr	shift To Funct 7	funct7

Figure 6: Extraction of values from the instruction without imm

and a masking. This is shown in Figure 6. The immediate on the other hand must be first constructed from its subfields, which can be referenced in Figure 1. In the BTOR2 model this looks like in Figure 7. (TODO: Reference to same method in riscvsim) There are three things i want to point out:

First, some of the immediate subfields overlap exactly. I made use of this fact in lines (n + 1) with the overlap of imm[11:5] of I- and S-type, and (n + 21) with J- and B-types imm[10:5] overlap. Second, as described in Section 2.2 the immediate is always sign-extended. To archive this we make arithmetic right shifts, which do sign extension for us and with this pull our highest immediate bit to its correct place. Third, at line (n + 8), for sign extension we must shift right by 19. As this matches the opcode for arithmetic instructions with immediates, so I used this and did not create a new constant.

Now I have *iTypeImm*, *sTypeImm*, *bTypeImm*, *uTypeImm* and *jTypeImm*. But it would be easier to just have one node *imm* where we can reference the immediate value regardless of the instruction. This is done in Figure 8, where first I defined Bools wich check all opcodes that are neither R-type nor I-type. Then I chained if-then-else nodes to catch instructions that are of J-type, U-Type, B-Type or S-type. If the instruction is none of them, I can safely default to I-type as R-type does not handle with an immediate value.

(n + 0)	sra	W	instr	shiftToRs2	iTypeImm
(n + 1)	and	W	iTypeImm	-5Bitmask	s[11:5]
(n + 2)	add	\mathbb{W}	s[11:5]	rd	sTypeImm
(n + 3)	and	W	rd	-bitPicker	b[4:0]
(n + 4)	and	W	funct7	6Bitmask	b[10:5]Pre
(n + 5)	sll	W	b10:5Pre	shiftBy5	b[10:5] b[10:5]
(n + 6)	and	W	bitPicker	rd	b[10.5] b[11]Pre
(n + 6) $ (n + 7)$	and sll				. ,
		W	b[11]Pre	shiftBy11	b[11]
(n + 8)	sra	W	instr	mathI	b[31:12]Pre
(n + 9)	and	W	b[31:12]Pre	12Bitmask	b[31:12]
(n + 10)	add	W	b[10:5]	b[4:0]	b[10:0]
(n + 11)	add	W	b[11]	b[10:0]	b[11:0]
(n + 12)	add	W	b[31:12]	b[11:0]	bTypeImm
(n + 13)	and	$\overline{\mathbb{W}}$	instr	-12Bitmask	uTypeImm
(n + 14)	and	W	rs2	-bitPicker	j[4:0]
(n + 15)	and	\mathbb{W}	rs2	bitPicker	j[11]Pre
(n + 16)	sll	\mathbb{W}	j[11]Pre	shiftBy11	j[11]
(n + 17)	sll	W	funct3	shift To Funct 3	j[14:12]
(n + 18)	sll	W	rs1	shift ToRs1	j[19:15]
(n + 19)	sra	W	instr	shiftBy11	j[31:20]Pre
(n + 20)	and	W	j[31:20]Pre	-20Bitmask	j[31:20]
(n + 21)	add	W	b[10:5]	j[4:0]	j[10:0]
(n + 22)	add	W	j[11]	j[10:0]	j[11:0]
(n + 23)	add	W	j[14:12]	j[11:0]	j[14:0]
(n + 24)	add	W	j[19:15]	j[14:0]	j[19:0]
(n + 25)	add	W	j[31:20]	j[11:0] j[19:0]	jTypeImm
	uuu	4.4	J[01.20]	1[±0.0]	J-yPommi

Figure 7: Extraction of all imm types from the instruction

(n + 0) (n + 1) (n + 2) (n + 3) (n + 4) (n + 5)	eq eq eq eq or eq	Bool Bool Bool Bool Bool	opcode opcode opcode opcode uType1 opcode	store branch auipc lui uType2 jal		isSType isBType uType1 uType2 isUType isJType
(n + 6) (n + 7) (n + 8) (n + 9)	ite ite ite ite	W W W	isSType isBType isUType isJType	sTypeImm bTypeImm uTypeImm jTypeImm	iTypeImm checkS checkB checkU	checkS checkB checkU imm

Figure 8: Finding the correct immediate by opcode

```
(isJalr already exists)
(n + 0) eq Bool is
```

Figure 9: Instruction detection of JALR, SUBW and LW as described in Algorithmus 3

4.2.6 Instruction Detection

For the next-state logic, the only thing left that we need to know is the actual current command. So I defined a check *isInstruction* for each instruction. As this is quite repetetive, Algorithmus 3 describes a generalised approach to reach these Bools. An example for each instruction subgroup in Algorithmus 3 can be found in Figure 9.

```
add to model:
                                                     isLoad
   (n + 0)
                           opcode
                                      load
                   Bool
  (n + 1)
                   Bool
                           opcode
                                      opImm
                                                     isMathImm
              eq
   (n + 2)
                                                     isAuipc
              eq
                   Bool
                           opcode
                                      auipc
   (n + 3)
                                                     isMathWImm
                   Bool
                           opcode
                                      opImm32
              eq
   (n + 4)
                   Bool
                           opcode
                                      store
                                                     isStore
              eq
   (n + 5)
              eq
                   Bool
                           opcode
                                      op
                                                     isMathReg
   (n + 6)
                           opcode
                                      lui
                                                     isLui
              eq
                   Bool
  (n + 7)
                   Bool
                           opcode
                                      op32
                                                     isMathWReg
              eq
  (n + 8)
                                      branch
                                                     isBranch
                   Bool
                           opcode
              eq
   (n + 9)
                           opcode
                                     jalr
                                                     isJalr
              eq
                   Bool
 (n + 10)
                           opcode
                                                     isJal
                   Bool
                                      jal
n += 11
for i from 0 to 7 do
   add to model:
     (n + 0)
                 constd
                           \overline{W}
                                                         iConst
     (n + 1)
                                                         isiFunct3
                           Bool
                                   funct3
                                            iConst
                 eq
   \overline{\mathbf{n}} += 2
end
onlyOp \leftarrow [lui, auipc, jal, jalr]
needsf7 \leftarrow [srl, sra, srli, srai, srlw, sraw, srlwi, srawi, add, sub, addw, subw]
rest \leftarrow [ all other instructions ]
for all instructions I in onlyOp do
|isI| is already defined
end
for all instructions I in rest do
   opname \leftarrow opcode name of I
    f3val \leftarrow \text{expected funct3 of I as digit}
   add to model:
                                   isf3valFunct3
                                                       isI
              Bool
                      isopname
         eq
end
for all instructions I in needs f7 do
   opname \leftarrow opcode name of I
   f3val \leftarrow \text{expected funct3 of I as digit}
   f7hex \leftarrow expected funct7 of I as hexadecimal number
   add to model:
                                                                 If7
     (n + 0)
                 consth
                                   f7hex
     (n + 1)
                                   funct7
                                                    If7
                                                                 fitsF7I
                 eq
                           Bool
     (n + 2)
                                                                 fitsF3I
                           Bool
                                   isf3valFunct3
                                                    fitsF7I
                 eq
     (n + 3)
                           Bool
                                   isopname
                                                    fitsF3I
                                                                 isI
                 eq
   \overline{n} += 4
end
```

Algorithmus 3: Generalised approach to instruction detection

4.2.7 Next-State Logic

rd

pc

Memory

4.2.8 Constraints

(TODO: Iterations counter auch hier)

4.3 Testing for Correctness

- 4.3.1 State Fuzzer
- 4.3.2 Automated Logging

4.4 Functional vs Relational Next-State Logic

5 Benchmarks

- 5.1 MultiAdd in Functional and Relational Next-State-Logic
- 5.2 Memory Operations
- 5.3 Results

Bibliography

- [1] The RISC-V Instruction Set Manual Volume I: Unprivileged ISA, 2025, version 20250508. [Online]. Available: https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications
- [2] A. Niemetz, M. Preiner, C. Wolf, and A. Biere, "Btor2, BtorMC and Boolector 3.0," in *Computer Aided Verification*, H. Chockler and G. Weissenbacher, Eds. Cham: Springer International Publishing, 2018, pp. 587–595.
- [3] F. Schrögendorfer, "Bounded Model Checking of Lockless Programs," Master's thesis, Johannes Kepler University Linz, August 2021. [Online]. Available: https://epub.jku.at/obvulihs/download/pdf/6579523
- [4] A. Waterman, Y. Lee, D. A. Patterson, and K. Asanović, "The risc-v instruction set manual, volume i: Base user-level isa," UC Berkeley, Tech. Rep. UCB/EECS-2011-62, May 2011. [Online]. Available: http://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.html
- [5] "History of RISC-V," https://riscv.org/about/, accessed: 15.08.2025.