

Bachelor Thesis

Benchmark of RISC-V in BTOR2

Jan Krister Möller

Examiner: Dr. Mathias Fleury

University of Freiburg
Faculty of Engineering
Department of Computer Science
Chair of Computer Architecture

September 10, 2025

Writing Period

24. 06. 2025 – 24. 09. 2025

Examiner

Dr. Mathias Fleury

Declaration

I hereby declare that I am the sole author and composer of my thesis and that no other sources or learning aids, other than those listed, have been used. Furthermore, I declare that I have acknowledged the work of others by providing detailed references of said work.

I hereby also declare that my Thesis has not been prepared for another examination or assignment, either wholly or excerpts thereof.

Place, Date

Signature

Declaration on Usage of Generative AI

I hereby declare that, with the approval of my examiner, I have employed the generative AI tool “GitHub Copilot” during the preparation of this thesis solely for spellchecking and enhancing the formality of my written expression. Furthermore, I expressly confirm that this tool was not used to generate data or as a source of factual information or content for this thesis.

Place, Date

Signature

Abstract

foo bar [1] [2] [3]

Contents

1	Motivation	1
2	RISC-V	3
2.1	Overview	3
2.2	The RV64I ISA	4
2.3	Simulation of RISC-V	8
2.3.1	Representing the State of a RISC-V Processor	9
2.3.2	Running an instruction	9
2.3.3	Saving the State of a RISC-V Processor	10
3	BTOR2	13
3.1	Model Checking	13
3.2	The BTOR2 Language	13
3.3	The BTOR2 Witness	14
4	Transforming RISC-V to BTOR2	15
4.1	The Concept	15
4.2	Encoding	16
4.2.1	Constants	17
4.2.2	State Representation	19
4.2.3	Initialization	19
4.2.4	Fetching the current instruction	20
4.2.5	Deconstruction of the instruction	20

4.2.6	Instruction Detection	26
4.2.7	Next-State Logic	26
4.2.8	Constraints	31
4.3	Testing for Correctness	34
5	Benchmarks	35
5.1	Results	35
6	Conclusion	39
	Bibliography	41

List of Figures

1	RV64I encoding formats	5
2	State representation of RISC-V in c	9
3	Construction of .state files	11
4	Sorts and non-progressive Constants	18
5	State representation for transforming RISC-V to BTOR2	19
6	Fetching instruction	22
7	Extraction (without immediate)	23
8	Extraction of immediate types	24
9	Finding the correct immediate	25
10	Examples for instruction detection	26
11	Examples for instruction execution	28
	11.1 AUIPC	28
	11.2 JALR	28
	11.3 BEQ	28
	11.4 LHU	29
	11.5 SD	29
	11.6 ANDI	30
	11.7 SLLIW	30
	11.8 SLT	30
	11.9 SUBW	30
12	Next-State logic for memory	30

13	Next-State logic for pc	31
14	Iterations counter constraint	32
15	Unknown Instruction constraints	33
16	Instruction address misaligned constraint	33
17	Base test cases	35
18	Example benchmark state	36
19	Plotted iterations based benchmark times	36

List of Tables

1	RV64I Instruction Subset	6
2	Behavior of RV64I operations	7
3	Times of iterations based benchmarks	36
4	Times of extended address space benchmarks	37

List of Algorithms

1	progressive constants	17
2	Generating initialisation constants	21
3	Initialising states	22
4	Value extraction from <i>rs1</i>	25
5	Instruction detection	27
6	Next-state logic for rd	32

1 Motivation

This is a template for an undergraduate or master's thesis. The first sections are concerned with the template itself. If this is your first thesis, consider reading.

2 RISC-V

As the first foundation for my benchmarks and, consequently, this thesis, I will discuss RISC-V and its operational principles.

2.1 Overview

RISC-V is an open-source instruction set architecture first published in May 2011 by A. Waterman et al. [4]. As indicated by its name, it is based on the RISC design philosophy. **(TODO: Explain RISC (compare wiki))** Since 2015, the development of RISC-V has been coordinated by the RISC-V International Association, a non-profit corporation based in Switzerland since 2020 [5]. Its objectives include providing an *open* ISA that is freely available to all, a *real* ISA suitable for native hardware implementation, and an ISA divided into a *small* base integer ISA usable independently, for example in educational contexts, with optional standard extensions to support general-purpose software development [1, Chapter 1].

Currently, RISC-V comprises four base ISAs: RV32I, RV64I, RV32E, and RV64E, which can be extended with one or more of the 47 ratified extension ISAs [1, Preface].

(EXTEND: Additional content may be required here)

For the purposes of this work, I will focus on a subset of the RV64I ISA.

2.2 The RV64I ISA

RV64I is not overly complex, but its structure is essential for understanding the subsequent work presented in this thesis. Therefore, I will explain all elements relevant to my work.

RV64I features 32 64-bit registers, labeled $x0$ – $x31$, where $x0$ is hardwired to zero across all bits. Registers $x1$ – $x31$ are general-purpose and may be interpreted by various instructions as collections of booleans, two’s complement signed binary integers, or unsigned integers. Additionally, there is a non-accessible register called pc , which serves as the program counter and holds the address of the current instruction [1, Chapters 4.1, 2.1].

In RV64I, memory addresses are 64 bits in size. As the memory model is defined to be single-byte addressable, the address space of RV64I encompasses 2^{64} bytes [1, Chapter 1.4]. The format of the memory is little endian, so the lower bits of number are placed on lower addresses.

Like nearly all standard ISAs of RISC-V, RV64I employs a standard instruction encoding length of 32 bits, or one *word*. Only the compressed extension named C introduces instructions with a length of 16 bits [1, Chapter 1.5], but we will not encounter this special case. All RV64I instructions are encoded in one of the six formats illustrated in Figure 1. These formats may consist of

- The *opcode*:

The opcode is used to differ between groups of instructions. It also defines the format type of the instruction.

- *rd*:

This is the destination register.



Figure 1: RV64I encoding formats, used in [1, Chapter 2.3]

- *funct3*:

This is used to differ between instructions with the same *opcode*.

- *rs1* & *rs2*:

These are the source registers.

- *funct7*

:This is used for further distinctions between instructions if there are more than 8 instructions in an opcode group and *funct3* does not suffice.

- *imm*:

This is an immediate value. In square brackets after *imm* is designated a subfield of the immediate which is represented by these bits. From these subfields, non-defined lower bits are filled with zeros whereas the highest defined bit is sign extended to fill all non-defined higher bits.

The design of these formats results in the following features:

- Due to RISC-V's little-endian nature, the *opcode*, which encodes the general instruction, is always read first. Further specification of the instruction via *funct3* and *funct7* is consistently located at the same positions.

Instr	opcode	Type	Instr	opcode	Type	Instr	opcode	Type
LUI	<i>lui</i>	U	SB	<i>store</i>	S	ADD	<i>op</i>	R
AUIPC	<i>auipc</i>		SH			SUB		
JAL	<i>jal</i>	J	SW			SLT		
JALR	<i>jalr</i>	I	SD			SLTU		
BEQ	<i>branch</i>	B	ADDI	<i>op-imm</i>	I	XOR		
BNE			SLTI			OR		
BLT			SLTIU			AND		
BGE			XORI			SLL		
BLTU			ORI			SRL		
BGEU			ANDI			SRA		
LB			SLLI		I*	ADDW	<i>op-32</i>	R
LH	<i>load</i>	I	SRLI			SUBW		
LW			SRAI			SLLW		
LD			ADDIW	<i>op-imm-32</i>	I	SRLW		
LBU			SLLIW		I**	SRAW		
LHU			SRLIW					
LWU			SRAIW					

Table 1: Subset of RV64I instructions (**TODO: Maybe rework, not happy yet**)

- If utilized by the instruction, *rd*, *rs1* and *rs2* are also always found in the same locations, simplifying decoding.
- The highest bit of *imm* is always bit 31, making it straightforward to sign-extend the immediate value.

The instructions relevant to my work are listed in Table 1

I have divided the instructions in Table 1 into nine groups based on their operations.

LUI and AUIPC move a high immediate into *rd*. In case of AUIPC, the *pc* is added onto this.

JAL and JALR instructions are unconditional jumps, where on JAL *imm* is added onto *pc* and on JALR *imm* is added onto *rs1* and set as *pc*. Both link to the next instruction (current *pc* + 4) in *rd*.

Instr	Behavior
ADD	$rd := rs1 + rs2$
SUB	$rd := rs1 - rs2$
SLT	$rd := 1$ if $rs1 < rs2$ else $rd := 0$
XOR	$rd := rs1 \oplus rs2$, bitwise
OR	$rd := rs1 \vee rs2$, bitwise
AND	$rd := rs1 \wedge rs2$, bitwise
SLL	$rd := rs1$ shifted left by $rs2$, new bits are zeros
SRL	$rd := rs1$ shifted right by $rs2$, new bits are zeros
SRA	$rd := rs1$ shifted right by $rs2$, sign extend

Table 2: All suffix free operations in RV64I and their behavior. All values are handled either bitwise or as signed twos complement integers

branch instructions are conditional jumps. $rs1$ is compared to $rs2$ and if the comparison holds, imm is added onto pc . The comparison are $=$ for BEQ, \neq for BNE, $<$ for BLT and \geq for BGE. In these instructions, the values in $rs1$ and $rs2$ are handled as twos complement integers. The suffix *U in an instruction generally designates an unsigned operation. In this case the values in $rs1$ and $rs2$ are handled as unsigned integers. Apart from this, they work as their counterpart without the suffix.

load instructions load values from memory at address $(rs1 + imm)$ into rd , either at Byte, Halfword, Word, or Doubleword length. Again the standard is a sign-extended value and the suffix *U designates the loading of a non sign extended value.

Conversely, *store* instructions write values from $rs2$ at the address $(rs1 + imm)$ to memory. Here also the distinction between the different lengths is made and the lowest byte, halfword, word or the whole doubleword is stored at the address.

All further instructions can be seen as generic operations, differentiated by their suffixes. To simplify the explanation process, all operations without any suffix and their behavior are listed in Table 2. This is almost exactly the group with opcode *op*, except the SLTU instruction, which is not suffix free. But as all other instructions with the unsigned suffix it behaves as its signed counterpart except from handling both $rs1$ and $rs2$ as unsigned integers.

These operations can be extended by the **I* suffix which is designated by the opcode *op-imm*. This exchanges *rs2* with *imm* in the behavior. Again, **SLTI** can be extended to an unsigned version **SLTIU**, which behaves as expected. A **SUBI** instruction does not exist as it is redundant. Its behavior can be reached by using **ADDI** with a negative immediate.

Also, the operations **ADD**, **SUB**, **SLL**, **SRL** and **SRA** can be extended with the **W* suffix. This forms the group with the opcode *op-32*. In contrast to the base instructions these new ones behave as if the registers are only 32bit. The result is placed in the low 32 bits of *rd* and sign extended to full 64bit. Overflows are ignored.

The last group left is the combination of both suffixes **IW* with the opcode *op-imm-32*. The behavior differs from the base instructions, as expected, by a replacement of *rs2* with *imm* and only operating on 32bit. Again, a **SUBIW** instruction is redundant as a negative immediate with **ADDIW** achieves the same.

Compared to the full RV64I ISA, I left out **FENCE**, **ECALL** and **EBREAK** instructions as without I/O interaction or an environment like an OS or a debugger, these are not needed.

2.3 Simulation of RISC-V

In a previous project, I have written a simulation of this subset of RV64I in C [6]. As I will use it to later on test my BTOR2 model, I explain the inner working of the program here.

First I implemented a structure to represent a simple RISC-V processor


```

typedef struct memory_cell
{
    uint64_t address;
    uint8_t content;
    struct memory_cell *next_cell;
} memory_cell;

typedef struct memory_table
{
    memory_cell *memory[TABLESIZE];
    uint64_t initialised_cells;
} memory_table;

typedef struct state
{
    uint64_t pc;
    uint64_t regs_values[32];
    bool regs_init[32];
    memory_table *memory;
} state;

```

Figure 2: State representation of a RISC-V processor in the simulation [6]

2.3.1 Representing the State of a RISC-V Processor

Of course the state needs a representation for all registers. *pc* is defined as a 64bit integer, the other 32 registers are implemented as an array, as so each register can be referenced by its number. Also, I implemented an array of flags, one for each register, to be able to differ between initialized and non initialized registers. The memory is build from single memory cells holding each an address and its byte of content. These are cumulated in a hash table “memorytable”, hashing on the address. If adding a new cell causes a collision, it is appended to the cells already in the bucket forming a linked list. These structs are shown in Figure 2.

2.3.2 Running an instruction

After fetching the current instruction from the hash table, it must be decoded. The easiest way to do this is using a decision tree. First I mask out the opcode and match it over all implemented opcodes. From there, either this is an endpoint and the instruction is identified, or *funct3* must be masked and matched. A final differentiation over *funct7* might be needed, but after this every Leaf in the tree

coincides with an instruction. So, at every leaf the state can be changed in regard to the corresponding instruction. **(TODO: Graph of the decision tree?)**

2.3.3 Saving the State of a RISC-V Processor

To preserve the current state of a RISC-V processor, both the registers and memory must be stored. For this purpose, I have devised the format shown in Figure 3. The RISC-V simulation uses this format as input and output. The minimal file consists only of the two designators “REGISTERS:” and “MEMORY:” and one empty line between them. Under “REGISTERS:”, all registers can be listed with their corresponding value. Of course, x0 can not be different from 0. I included the option to reference it nonetheless to have the complete state included. Under “MEMORY:”, after giving an address, the memory can be filled with 1-, 2-, 4- or 8-byte sized memory content. The given address is the starting address of the content, of course with every byte after the first, the next higher address is filled.

$\langle 64bitHex \rangle$::=	up to 16 digits of [0-9a-fA-F]
$\langle 32bitHex \rangle$::=	up to 8 digits of [0-9a-fA-F]
$\langle 16bitHex \rangle$::=	up to 4 digits of [0-9a-fA-F]
$\langle 8bitHex \rangle$::=	up to 2 digits of [0-9a-fA-F]
$\langle memContent \rangle$::=	$\langle 8bitHex \rangle$ $\langle 16bitHex \rangle$ $\langle 32bitHex \rangle$ $\langle 64bitHex \rangle$
$\langle cell \rangle$::=	$\langle 64bitHex \rangle : \langle memContent \rangle$ $\langle cell \rangle \langle cell \rangle$
$\langle regNum \rangle$::=	0 ... 31
$\langle reg \rangle$::=	PC: $\langle 64bitHex \rangle \backslash n$ x $\langle regNum \rangle : \langle 64bitHex \rangle \backslash n$ $\langle reg \rangle \langle reg \rangle$
$\langle memory \rangle$::=	MEMORY: $\backslash n \langle cell \rangle$
$\langle registers \rangle$::=	REGISTERS: $\backslash n \langle reg \rangle$
$\langle state \rangle$::=	$\langle registers \rangle \backslash n \langle memory \rangle \backslash n$

Figure 3: Construction of .state files

3 BTOR2

The second foundation of my benchmarks is BTOR2, a word-level model checking format published by A. Niemetz et al. [2].

3.1 Model Checking

(TODO: Write something about model checking...)

3.2 The BTOR2 Language

Generally in BTOR2, every line represents either a sort or a node, where normally the line number acts as an identifier. A sort behaves similar to a type as with it, either the length of a bitvector or the size of an array of bitvectors is defined. Nodes on the other hand represent a value of a defined sort and come as constants, operations or constraints. These values can later on be referenced by the node identifier, so the line number. The syntax of BTOR2 can be found at [2, figure 1] and corresponding operators in [2, table 1]

Key features of BTOR2 include its ability to operate sequentially, which makes the implementation of a RISC-V structure highly convenient. The main feature is the `state` operator, which defines a node that is sequentially updated. With an `init` node, this state can be assigned an initial value, and with a `next` node, the

sequentially next state can be defined. Finally, constraints can be used to specify endpoints for a model. These endpoints may indicate that something unintended has occurred or that the intended information has been found. In either case, the resulting model is provided as a witness.

3.3 The BTOR2 Witness

After receiving a witness, it must be interpreted. On the second line of a witness, the constraint that was triggered is specified. Subsequently, for each sequential iteration, the witness first presents—marked with $\#x$, where x is the iteration number—a representation of all states in the current iteration. Second, marked with $@x$, all inputs for the iteration are listed.

(TODO: Maybe a bit more, it's a bit of bare bones)

4 Transforming RISC-V to BTOR2

(TODO: Explain naming conventions for the model nodes)

This chapter addresses the main problem of the thesis: transforming a RISC-V state into the BTOR2 format for benchmarking purposes. My primary orientation for this endeavor is F. Schrögender's master's thesis, "Bounded Model Checking in Lockless Programs" [3], in which he describes, among other topics, an encoding concept for a minimal machine in a multiprocessor context [3, Chapter 2]. With this, in [3, Chapter 8] he describes a way to encode programs for his machine model into a BTOR2 model. This can not be replicated by me though, as in his model, the full program is known at encoding whilst I want to hold the property of RISC-V programs to self-modify its own code. Therefore, my encoding can not follow his example. **(TODO: Einfache benchmarks in seinem btor2 modell schreiben und vergleichen?)**

4.1 The Concept

To successfully execute a RISC-V instruction, three fundamental steps must occur in sequence:

- Fetch the current instruction from memory
- Identify the instruction
- Execute the instruction

Due to the fixed instruction length of RISC-V, as mentioned in Section 2.2, fetching the current instruction is straightforward. Ultimately, we want a node that retrieves a *word* from memory at the location specified by *pc*.

For basic identification, the *opcode* must be extracted and checked. Depending on the opcode, further distinctions between instructions require extracting and checking *funct3* and, if necessary, *funct7*. Ultimately, we want a node for each instruction, which holds a boolean value indicating whether this instruction was fetched.

To execute the instruction, we need to extract the values of the immediate *imm* and, if used, the registers *rs1* and *rs2*. All instructions only modify *rd*, *pc*, or memory. Therefore, the next-state logic can be generalized for these three cases.

Memory is only modified when a store instruction is identified. As all store instructions share the same type, computing the memory address is consistent across them. The final step is overwriting the memory at this address.

For the *pc*, except for jump commands, it always increments to point to the next instruction. The two unconditional jumps, **JAL** and **JALR**, must be handled separately. For branch instructions, after determining whether the relevant condition for the instruction holds, we can generalize, as all branch instructions execute the same operation from this point onward.

With *rd*, generalization across instructions is not feasible. However, we can generalize across all possible registers by adding a check in each register's update function to determine whether the register in question is *rd*.

4.2 Encoding

For better visualization in the BTOR2 code I will mark all sort-IDs in **gray**, all node-IDs in **red** and all non-ID numbers **blue**. As described in the BTOR2 syntax [2, Figure 1], each line can get an accompanying symbol. Sadly those cant be used as

an alias to the line numbers, but for increased clarity, in the following figures I will use them as such aliases. With this I can also start each new figure with the relative line number n , and it makes it feasible to describe processes with algorithms. It is implied that n is sufficiently incremented after adding to the model so that IDs will not overlap. In the following, I will describe how I construct a BTOR2 model for a RISC-V state file.

4.2.1 Constants

First off, I added the sorts and non-progressive constants needed into the BTOR2 model as seen in Figure 4. This is extended by a set of progressive constants used for comparison e.g. against the register number. Algorithm 1 describes how they are added.

Of note is the Representation of the memory as an array of addressable memory cells of each 1byte. Obviously, the set address space of 16bit is magnitudes away of the expected address space of 64bit, but representing a 64bit addressable memory with its resulting $2^{64}B \approx 18Exabyte$ is not implementable. Therefore, as I needed a feasible amount of memory space, I artificially chose a 16bit address space as a soft minimum. With $65kB$ and therefore programs with possibly > 10000 instructions I deemed this memory sufficient for most use cases. Despite this, the encoding is implemented in such a way that the address space can be altered with. **(TODO: Benchmark auswirkungen von memory size)**

```

for  $i$  from 0 to 31 do
  | add to model:
  |  $n$   constd   $W$    $i$    $iConst$ 
end

```

Algorithm 1: progressive constants for encoding RISC-V in BTOR2

1	sort	bitvec	1		<i>Bool</i>
2	sort	bitvec	16		<i>AS</i>
3	sort	bitvec	8		<i>B</i>
4	sort	bitvec	16		<i>H</i>
5	sort	bitvec	32		<i>W</i>
6	sort	bitvec	64		<i>D</i>
7	sort	array	2	3	<i>Mem</i>
8	one	Bool			<i>true</i>
9	zero	Bool			<i>false</i>
10	one	AS			<i>addressInc</i>
11	constd	AS	4		<i>pcInc</i>
12	zero	B			<i>emptyCell</i>
13	one	W			<i>bitPicker</i>
14	zero	D			<i>emptyReg</i>
15	consth	W	01F		<i>5Bitmask</i>
16	consth	W	03F		<i>6Bitmask</i>
17	consth	W	07F		<i>7Bitmask</i>
18	consth	W	0FFF		<i>12Bitmask</i>
19	consth	W	0FFFFFF		<i>20Bitmask</i>
20	constd	W	7		<i>shiftToRd</i>
21	constd	W	15		<i>shiftToRs1</i>
22	constd	W	20		<i>shiftToRs2</i>
23	constd	W	12		<i>shiftToFunct3</i>
24	constd	W	25		<i>shiftToFunct7</i>
25	constd	W	5		<i>shiftBy5</i>
26	constd	W	11		<i>shiftBy11</i>
27	constd	W	3		<i>load</i>
28	constd	W	19		<i>opImm</i>
29	constd	W	23		<i>auipc</i>
30	constd	W	27		<i>opImm32</i>
31	constd	W	35		<i>store</i>
32	constd	W	51		<i>op</i>
33	constd	W	55		<i>lui</i>
34	constd	W	59		<i>op32</i>
35	constd	W	99		<i>branch</i>
36	constd	W	103		<i>jalr</i>
37	constd	W	111		<i>jal</i>

(TODO: Maybe neusortieren, andere constanten aufnehmen. Explain)

Figure 4: Sorts and non-progressive Constants for encoding RISC-V in BTOR2

(n + 0)	state	D	x0	(n + 17)	state	D	x17
(n + 1)	state	D	x1	(n + 18)	state	D	x18
(n + 2)	state	D	x2	(n + 19)	state	D	x19
(n + 3)	state	D	x3	(n + 20)	state	D	x20
(n + 4)	state	D	x4	(n + 21)	state	D	x21
(n + 5)	state	D	x5	(n + 22)	state	D	x22
(n + 6)	state	D	x6	(n + 23)	state	D	x23
(n + 7)	state	D	x7	(n + 24)	state	D	x24
(n + 8)	state	D	x8	(n + 25)	state	D	x25
(n + 9)	state	D	x9	(n + 26)	state	D	x26
(n + 10)	state	D	x10	(n + 27)	state	D	x27
(n + 11)	state	D	x11	(n + 28)	state	D	x28
(n + 12)	state	D	x12	(n + 29)	state	D	x29
(n + 13)	state	D	x13	(n + 30)	state	D	x30
(n + 14)	state	D	x14	(n + 31)	state	D	x31
(n + 15)	state	D	x15	(n + 32)	state	AS	pc
(n + 16)	state	D	x16	(n + 33)	state	Mem	memory

Figure 5: State representation for encoding

4.2.2 State Representation

The next logical step is defining a representation of a RISC-V state. This is straightforward as shown in Figure 5. I also introduced a flag for each register in my code. They track if the register was written to and makes it possible to shorten a state file transformed from a witness to only the relevant registers. As they have no impact on the operation of the BTOR2 model, I will not mention them again.

4.2.3 Initialization

To initialize a state in BTOR2 from a RISC-V state file, the values in the registers must be loaded as constants, and for each memory address mentioned in the state file, the value and address has to be loaded as constants. Due to the inability to represent a full 64bit address space, the shrinking of the address space from state file to BTOR2 model must be handled. I decided to just initialize the addresses up

to the BTOR2 model address space maximum and cut all others in the state file as I deem this the most predictable behavior. Everything not mentioned in the state file will be zero initialized. At last these constants must be used to initialize the state. For the registers this is straight forward, for the memory we must first write all memory addresses into a placeholder array which then we can use to initialize the real memory. Due to constraints in BTOR2, these constants have to be defined **before** the states, but initialization with the values must happen after the states. This means that this initialization process **wraps around** the state representation. The generation of constants is shown in Algorithm 2, whereas the actual initialization is shown in Algorithm 3.

4.2.4 Fetching the current instruction

To fetch the current instruction, I read the 4 bytes of the instruction and concatenate them as seen in Figure 6

4.2.5 Deconstruction of the instruction

Now having the instruction, we can deconstruct it to extract the *opcode*, *rd*, *rs1*, *rs2*, *funct3*, *funct7* and *imm*. For everything apart from *imm*, this can be done by a shift and a masking. This is shown in Figure 7.

The immediate on the other hand must be first constructed from its subfields, which can be referenced in Figure 1. In the BTOR2 model this looks like in Figure 8.

(TODO: Reference to same method in riscvsim) There are three things I want to point out:

First, some immediate subfields overlap exactly. I made use of this fact in lines $(n + 1)$ with the overlap of $imm[11 : 5]$ of I- and S-type, and $(n + 21)$ with J- and B-types $imm[10 : 5]$ overlap. Second, as described in Section 2.2 the immediate is always sign-extended. To archive this we make arithmetic right shifts, which do sign

```

truePc ← value of pc in state file
maxPc ← number of addresses in BTOR2 model
pcValue ← truePc modulo maxPc
add to model:


---


n  constd  AS  pcValue  pcConst


---


for every register  $x_i$  do
  if register is initialised in state file then
    registerValue ← value of  $x_i$ 
    if registerValue ≠ 0 then
      add to model:
      

---


      n  constd  D  registerValue   $x_i$ Const
      

---


    end
  end
end
end
add to model:


---


(n + 0)  state  Mem  memPH
(n + 1)  init   Mem  memPH (n + 0)


---


lastPH ← memPH
allInitialCells ← all initialised memory cells in the state file
cutInitialCells ← remove all cells with address over maxPc
for every cell  $c$  in cutInitialCells do
  address ← address of  $c$ 
  value ← value of  $c$ 
  add to model:
  

---


  (n + 0)  constd  AS  address
  (n + 1)  constd  B   value
  (n + 2)  write   Mem  lastPH (n + 0) (n + 1)  PHAfterC
  

---


  lastPH ← PHAfterC
end
keep lastPH for initialisation

```

Algorithm 2: Generating initialisation constants from state file in BTOR2

add to model:

n **init** AS *pc* *pcConst*

for every register x_i **do**

if x_i *Const* was defined **then**

 add to model:

n **init** D x_i x_i *Const*

end

end

add to model:

n **init** Mem *memory* *lastPh*

Algorithm 3: Initialising states in the BTOR2 model

(n + 0)	read	B	<i>memory</i>	<i>pc</i>	<i>instrB1</i>
(n + 1)	add	AS	<i>addressInc</i>	<i>pc</i>	<i>pc+1</i>
(n + 2)	read	B	<i>memory</i>	<i>pc+1</i>	<i>instrB2</i>
(n + 3)	add	AS	<i>addressInc</i>	<i>pc+1</i>	<i>pc+2</i>
(n + 4)	read	B	<i>memory</i>	<i>pc+2</i>	<i>instrB3</i>
(n + 5)	add	AS	<i>addressInc</i>	<i>pc+2</i>	<i>pc+3</i>
(n + 6)	read	B	<i>memory</i>	<i>pc+3</i>	<i>instrB4</i>
(n + 7)	concat	H	<i>instrB2</i>	<i>instrB1</i>	<i>instrH1</i>
(n + 8)	concat	H	<i>instrB4</i>	<i>instrB3</i>	<i>instrH2</i>
(n + 9)	concat	W	<i>instrH2</i>	<i>instrH1</i>	<i>instr</i>

Figure 6: Fetching the current instruction from memory

(n + 0)	and	W	<i>instr</i>	<i>7Bitmask</i>	<i>opcode</i>
(n + 1)	srl	W	<i>instr</i>	<i>shiftToRd</i>	<i>rdPre</i>
(n + 2)	and	W	<i>rdPre</i>	<i>5Bitmask</i>	<i>rd</i>
(n + 3)	srl	W	<i>instr</i>	<i>shiftToRs1</i>	<i>rs1Pre</i>
(n + 4)	and	W	<i>rs1Pre</i>	<i>5Bitmask</i>	<i>rs1</i>
(n + 5)	srl	W	<i>instr</i>	<i>shiftToRs2</i>	<i>rs2Pre</i>
(n + 6)	and	W	<i>rs2Pre</i>	<i>5Bitmask</i>	<i>rs2</i>
(n + 7)	srl	W	<i>instr</i>	<i>shiftToFunct3</i>	<i>funct3Pre</i>
(n + 8)	and	W	<i>funct3Pre</i>	<i>shiftRd</i>	<i>funct3</i>
(n + 9)	srl	W	<i>instr</i>	<i>shiftToFunct7</i>	<i>funct7</i>

Figure 7: Extraction of values from the instruction without *imm*

extension for us and with this pull our highest immediate bit to its correct place. Third, at line (n + 8), for sign extension we must shift right by 19. As this matches the opcode for arithmetic instructions with immediate, I used this and did not create a new constant.

Now I have *iTypeImm*, *sTypeImm*, *bTypeImm*, *uTypeImm* and *jTypeImm*. But it would be easier to just have one node *imm* where we can reference the immediate value regardless of the instruction. This is done in Figure 9, where first I defined booleans which check all opcodes that are neither R-type nor I-type. Then I chained if-then-else nodes to catch instructions that are of J-type, U-Type, B-Type or S-type. If the instruction is none of them, I can safely default to I-type as R-type does not handle with an immediate value. At the end I extend *imm* to the 64bit RV64I demands.

At this point I can also extract the values of the designated *rs1* and *rs2* registers. I show this for *rs1* in Figure 4, it is the same for *rs2* except that the names must be changed to *rs2*. Also, the comparison constants can be left out as they are already defined for *rs1* and can be referenced from there.

(n + 0)	sra	W	<i>instr</i>	<i>shiftToRs2</i>	<i>iTypeImm</i>
(n + 1)	and	W	<i>iTypeImm</i>	<i>-5Bitmask</i>	<i>s[11:5]</i>
(n + 2)	add	W	<i>s[11:5]</i>	<i>rd</i>	<i>sTypeImm</i>
(n + 3)	and	W	<i>rd</i>	<i>-bitPicker</i>	<i>b[4:0]</i>
(n + 4)	and	W	<i>funct7</i>	<i>6Bitmask</i>	<i>b[10:5]Pre</i>
(n + 5)	sll	W	<i>b10:5Pre</i>	<i>shiftBy5</i>	<i>b[10:5]</i>
(n + 6)	and	W	<i>bitPicker</i>	<i>rd</i>	<i>b[11]Pre</i>
(n + 7)	sll	W	<i>b[11]Pre</i>	<i>shiftBy11</i>	<i>b[11]</i>
(n + 8)	sra	W	<i>instr</i>	<i>mathI</i>	<i>b[31:12]Pre</i>
(n + 9)	and	W	<i>b[31:12]Pre</i>	<i>12Bitmask</i>	<i>b[31:12]</i>
(n + 10)	add	W	<i>b[10:5]</i>	<i>b[4:0]</i>	<i>b[10:0]</i>
(n + 11)	add	W	<i>b[11]</i>	<i>b[10:0]</i>	<i>b[11:0]</i>
(n + 12)	add	W	<i>b[31:12]</i>	<i>b[11:0]</i>	<i>bTypeImm</i>
(n + 13)	and	W	<i>instr</i>	<i>-12Bitmask</i>	<i>uTypeImm</i>
(n + 14)	and	W	<i>rs2</i>	<i>-bitPicker</i>	<i>j[4:0]</i>
(n + 15)	and	W	<i>rs2</i>	<i>bitPicker</i>	<i>j[11]Pre</i>
(n + 16)	sll	W	<i>j[11]Pre</i>	<i>shiftBy11</i>	<i>j[11]</i>
(n + 17)	sll	W	<i>funct3</i>	<i>shiftToFunct3</i>	<i>j[14:12]</i>
(n + 18)	sll	W	<i>rs1</i>	<i>shiftToRs1</i>	<i>j[19:15]</i>
(n + 19)	sra	W	<i>instr</i>	<i>shiftBy11</i>	<i>j[31:20]Pre</i>
(n + 20)	and	W	<i>j[31:20]Pre</i>	<i>-20Bitmask</i>	<i>j[31:20]</i>
(n + 21)	add	W	<i>b[10:5]</i>	<i>j[4:0]</i>	<i>j[10:0]</i>
(n + 22)	add	W	<i>j[11]</i>	<i>j[10:0]</i>	<i>j[11:0]</i>
(n + 23)	add	W	<i>j[14:12]</i>	<i>j[11:0]</i>	<i>j[14:0]</i>
(n + 24)	add	W	<i>j[19:15]</i>	<i>j[14:0]</i>	<i>j[19:0]</i>
(n + 25)	add	W	<i>j[31:20]</i>	<i>j[19:0]</i>	<i>jTypeImm</i>

Figure 8: Extraction of all *imm* types from the instruction

(n + 0)	eq	Bool	opcode	store		isSType
(n + 1)	eq	Bool	opcode	branch		isBType
(n + 2)	eq	Bool	opcode	auipc		uType1
(n + 3)	eq	Bool	opcode	lui		uType2
(n + 4)	or	Bool	uType1	uType2		isUType
(n + 5)	eq	Bool	opcode	jal		isJType
(n + 6)	ite	W	isSType	sTypeImm	iTypeImm	checkS
(n + 7)	ite	W	isBType	bTypeImm	checkS	checkB
(n + 8)	ite	W	isUType	uTypeImm	checkB	checkU
(n + 9)	ite	W	isJType	jTypeImm	checkU	imm32
(n + 10)	sext	D	imm32	32		imm

Figure 9: Finding the correct immediate by opcode

```

for i from 1 to 31 do
  add to model:
    n  eq  Bool  rs1  iConst  isRs1Xi
end
add to model:
  n  ite  D  isRs1X1  x1  x0  checkX1
for i from 2 to 30 do
  add to model:
    n  ite  D  isRs1Xi  xi  checkX(i - 1)  checkXi
end
add to model:
  n  ite  D  isRs1X31  x31  checkX30  rs1val

```

Algorithm 4: Extracting the value of the register designated by *rs1*

<i>(isJALR already exists)</i>					
n	and	Bool	<i>isLoad</i>	<i>is5Funct3</i>	<i>isLHU</i>
(n + 0)	consth	W	<i>20</i>		<i>SUBWf7</i>
(n + 1)	eq	Bool	<i>funct7</i>	<i>SUBWf7</i>	<i>fitsF7SUBW</i>
(n + 2)	and	Bool	<i>is0Funct3</i>	<i>fitsF7SUBW</i>	<i>fitsF3SUBW</i>
(n + 3)	and	Bool	<i>isLoad</i>	<i>fitsF3SUBW</i>	<i>isSUBW</i>

(TODO: Use subfigs)

Figure 10: Instruction detection of JALR, LHU and SUBW as described in Algorithm 5

4.2.6 Instruction Detection

For the next-state logic, the only thing left that we need to know is the actual current command. So I defined a check *isInstruction* for each instruction. As this is quite repetitive, Algorithm 5 describes a generalized approach to reach these booleans. An example for each instruction subgroup in Algorithm 5 can be found in Figure 10. Of course the funct7 checks from the *needsf7* subgroup can be reused if multiple instructions use the same funct7.

4.2.7 Next-State Logic

The next state logic is basically the core of the model. Almost everything else works towards this point. The Goal is to create the changes each instruction would make and then only inserting the changes specific to the instruction in the state. Each state node in the model must have an accompanying next node to work as intended. But first the changed values are needed.

Creating all Values of Instruction execution

It would be too long and unnecessary to go through all instructions, as this is simply following the RV64I ISA, but I want to give an example for each group of instructions as they were divided in Table 1. I show this for AUIPC, JALR, BEQ, LHU, SD, ANDI, SLLIW, SLT and SUBW in Figure 11. In this examples one can see multiple overlaps which can

add to model:

(n + 0)	eq	Bool	opcode	load	isLoad
(n + 1)	eq	Bool	opcode	opImm	isOpImm
(n + 2)	eq	Bool	opcode	auipc	isAUIPC
(n + 3)	eq	Bool	opcode	opImm32	isOpImm32
(n + 4)	eq	Bool	opcode	store	isStore
(n + 5)	eq	Bool	opcode	op	isOp
(n + 6)	eq	Bool	opcode	lui	isLUI
(n + 7)	eq	Bool	opcode	op32	isOp32
(n + 8)	eq	Bool	opcode	branch	isBranch
(n + 9)	eq	Bool	opcode	jalr	isJALR
(n + 10)	eq	Bool	opcode	jal	isJAL

for i from 0 to 7 do

add to model:

n	eq	Bool	funct3	iConst	isiFunct3
---	----	------	--------	--------	-----------

end

onlyOp ← [LUI, AUIPC, JAL, JALR]

needsf7 ← [SRL, SRA, SRLI, SRAI, SRLW, SRAW, SRLWI, SRAWI, ADD, SUB, ADDW, SUBW]

rest ← [all other instructions]

for all instructions I in onlyOp do

isI is already defined

end

for all instructions I in rest do

opname ← opcode name of I

f3val ← expected funct3 of I as digit

add to model:

n	and	Bool	isopname	isf3valFunct3	isI
---	-----	------	----------	---------------	-----

end

for all instructions I in needsf7 do

opname ← opcode name of I

f3val ← expected funct3 of I as digit

f7hex ← expected funct7 of I as hexadecimal number

add to model:

(n + 0)	consth	W	f7hex	If7	
(n + 1)	eq	Bool	funct7	If7	fitsF7I
(n + 2)	and	Bool	isf3valFunct3	fitsF7I	fitsF3I
(n + 3)	and	Bool	isopname	fitsF3I	isI

end

Algorithm 5: Generalised approach to instruction detection

<i>n</i>	<i>add</i>	<i>D</i>	<i>imm</i>	<i>pc</i>	<i>rdAUIPC</i>
----------	------------	----------	------------	-----------	----------------

11.1: AUIPC

Figure 11: Instruction execution for chosen instructions

(<i>n</i> + 0)	<i>add</i>	<i>AS</i>	<i>pc</i>	<i>pcInc</i>	<i>nextPc</i>
(<i>n</i> + 1)	<i>add</i>	<i>D</i>	<i>imm</i>	<i>rs1val</i>	<i>pcJALR64pre</i>
(<i>n</i> + 2)	<i>and</i>	<i>D</i>	<i>-1Const</i>	<i>pcJALR64pre</i>	<i>pcJALR64</i>
(<i>n</i> + 3)	<i>slice</i>	<i>AS</i>	<i>pcJALR64</i>	<i>15</i>	<i>pcJALR</i>
(<i>n</i> + 4)	<i>uext</i>	<i>D</i>	<i>nextPc</i>	<i>48</i>	<i>rdJALR</i>

(TODO: *pc overflow erwähnen*)

11.2: JALR

Figure 11: Instruction execution for chosen instructions

be used, e.g. the addresses for load and store instructions or the 32bit versions of the word instructions. Also, I took SD to show that all other store instructions happen as interim results of preparing SD. It is similar with load instructions, but here we only get overlapping pre-results which each have to be sign extended to the expected 64bit on their own.

With this done we can sort each change to its instruction.

The next Memory

Defining the next memory array is simple. I just cascade through all store instructions with if-then-else nodes and by setting the final 'else' as the current memory array, if no 'if' catches, the array is not changed. All this is shown in Figure 12.

(<i>n</i> + 0)	<i>add</i>	<i>AS</i>	<i>pc</i>	<i>pcInc</i>		<i>nextPc</i>
(<i>n</i> + 1)	<i>slice</i>	<i>AS</i>	<i>imm</i>	<i>15</i>	<i>0</i>	<i>ImmAS</i>
(<i>n</i> + 2)	<i>add</i>	<i>AS</i>	<i>pc</i>	<i>ImmAS</i>		<i>pcBranch</i>
(<i>n</i> + 3)	<i>eq</i>	<i>Bool</i>	<i>rs1val</i>	<i>rs2val</i>		<i>isBEQcond</i>
(<i>n</i> + 4)	<i>ite</i>	<i>AS</i>	<i>isBEQcond</i>	<i>pcBranch</i>	<i>nextPc</i>	<i>pcBEQ</i>

11.3: BEQ

Figure 11: Instruction execution for chosen instructions

(n + 0)	add	D	<i>rs1val</i>	<i>imm</i>		<i>1stAddrPre</i>
(n + 1)	slice	AS	<i>1stAddrPre</i>	<i>15</i>	<i>0</i>	<i>1stAddr</i>
(n + 2)	add	AS	<i>1stAddr</i>	<i>addressInc</i>		<i>2ndAddr</i>
(n + 3)	read	B	<i>memory</i>	<i>1stAddr</i>		<i>loadB1</i>
(n + 4)	read	B	<i>memory</i>	<i>2ndAddr</i>		<i>loadB2</i>
(n + 5)	concat	H	<i>loadB2</i>	<i>loadB1</i>		<i>loadB2B1</i>
(n + 6)	uext	D	<i>loadB2B1</i>	<i>48</i>	<i>0</i>	<i>rdLHU</i>

11.4: LHU

Figure 11: Instruction execution for chosen instructions

(n + 0)	add	D	<i>rs1val</i>	<i>imm</i>		<i>1stAddrPre</i>
(n + 1)	slice	AS	<i>1stAddrPre</i>	<i>15</i>	<i>0</i>	<i>1stAddr</i>
(n + 2)	add	AS	<i>1stAddr</i>	<i>addressInc</i>		<i>2ndAddr</i>
(n + 3)	add	AS	<i>2ndAddr</i>	<i>addressInc</i>		<i>3rdAddr</i>
(n + 4)	add	AS	<i>3rdAddr</i>	<i>addressInc</i>		<i>4thAddr</i>
(n + 5)	add	AS	<i>4thAddr</i>	<i>addressInc</i>		<i>5thAddr</i>
(n + 6)	add	AS	<i>5thAddr</i>	<i>addressInc</i>		<i>6thAddr</i>
(n + 7)	add	AS	<i>6thAddr</i>	<i>addressInc</i>		<i>7thAddr</i>
(n + 8)	add	AS	<i>7thAddr</i>	<i>addressInc</i>		<i>8thAddr</i>
(n + 9)	slice	B	<i>rs2val</i>	<i>7</i>	<i>0</i>	<i>storeB1</i>
(n + 10)	slice	B	<i>rs2val</i>	<i>15</i>	<i>8</i>	<i>storeB2</i>
(n + 11)	slice	B	<i>rs2val</i>	<i>23</i>	<i>16</i>	<i>storeB3</i>
(n + 12)	slice	B	<i>rs2val</i>	<i>31</i>	<i>24</i>	<i>storeB4</i>
(n + 13)	slice	B	<i>rs2val</i>	<i>39</i>	<i>32</i>	<i>storeB5</i>
(n + 14)	slice	B	<i>rs2val</i>	<i>47</i>	<i>40</i>	<i>storeB6</i>
(n + 15)	slice	B	<i>rs2val</i>	<i>55</i>	<i>48</i>	<i>storeB7</i>
(n + 16)	slice	B	<i>rs2val</i>	<i>63</i>	<i>56</i>	<i>storeB8</i>
(n + 17)	write	Mem	<i>memory</i>	<i>1stAddr</i>	<i>storeB1</i>	<i>memorySB</i>
(n + 18)	write	Mem	<i>memorySB</i>	<i>2ndAddr</i>	<i>storeB2</i>	<i>memorySH</i>
(n + 19)	write	Mem	<i>memorySH</i>	<i>3rdAddr</i>	<i>storeB3</i>	<i>memoryB3</i>
(n + 20)	write	Mem	<i>memoryB3</i>	<i>4thAddr</i>	<i>storeB4</i>	<i>memorySW</i>
(n + 21)	write	Mem	<i>memorySW</i>	<i>5thAddr</i>	<i>storeB5</i>	<i>memoryB5</i>
(n + 22)	write	Mem	<i>memoryB5</i>	<i>6thAddr</i>	<i>storeB6</i>	<i>memoryB6</i>
(n + 23)	write	Mem	<i>memoryB6</i>	<i>7thAddr</i>	<i>storeB7</i>	<i>memoryB7</i>
(n + 24)	write	Mem	<i>memoryB7</i>	<i>8thAddr</i>	<i>storeB8</i>	<i>memorySD</i>

11.5: SD

Figure 11: Instruction execution for chosen instructions

<i>n</i>	and	D	<i>rs1val</i>	<i>imm</i>	<i>rdANDI</i>
----------	-----	---	---------------	------------	---------------

11.6: ANDI

Figure 11: Instruction execution for chosen instructions

(<i>n</i> + 0)	and	W	<i>imm32</i>	<i>5Bitmask</i>	<i>shamtIW</i>
(<i>n</i> + 1)	slice	W	<i>rs1val</i>	<i>31</i>	<i>0</i> <i>rs1val32</i>
(<i>n</i> + 2)	sll	W	<i>rs1val32</i>	<i>shamtIW</i>	<i>rdSLLIWpre</i>
(<i>n</i> + 3)	sext	D	<i>rs1val32</i>	<i>32</i>	<i>rdSLLIW</i>

11.7: SLLIW

Figure 11: Instruction execution for chosen instructions

(<i>n</i> + 0)	slt	Bool	<i>rs1val</i>	<i>rs2val</i>	<i>rdSLTpre</i>
(<i>n</i> + 1)	uext	D	<i>rdSLTpre</i>	<i>63</i>	<i>rdSLT</i>

11.8: SLT

Figure 11: Instruction execution for chosen instructions

(<i>n</i> + 0)	slice	W	<i>rs1val</i>	<i>31</i>	<i>0</i> <i>rs1val32</i>
(<i>n</i> + 1)	slice	W	<i>rs2val</i>	<i>31</i>	<i>0</i> <i>rs2val32</i>
(<i>n</i> + 2)	sub	W	<i>rs1val32</i>	<i>rs2val32</i>	<i>rdSUBWpre</i>
(<i>n</i> + 3)	sext	D	<i>rdSUBWpre</i>	<i>32</i>	<i>rdSUBW</i>

11.9: SUBW

Figure 11: Instruction execution for chosen instructions

(<i>n</i> + 0)	ite	Mem	<i>isSB</i>	<i>memorySB</i>	<i>memory</i>	<i>newMem3</i>
(<i>n</i> + 1)	ite	Mem	<i>isSH</i>	<i>memorySH</i>	<i>newMem3</i>	<i>newMem2</i>
(<i>n</i> + 2)	ite	Mem	<i>isSW</i>	<i>memorySW</i>	<i>newMem2</i>	<i>newMem1</i>
(<i>n</i> + 3)	ite	Mem	<i>isSD</i>	<i>memorySD</i>	<i>newMem1</i>	<i>newMem</i>
(<i>n</i> + 4)	next	Mem	<i>memory</i>	<i>newMem</i>		

Figure 12: Next-State logic for the memory array

$(n + 0)$	ite	AS	<i>isBGEU</i>	<i>pcBGEU</i>	<i>nextPc</i>	<i>newPc7</i>
$(n + 1)$	ite	AS	<i>isBLTU</i>	<i>pcBLTU</i>	<i>newPc7</i>	<i>newPc6</i>
$(n + 2)$	ite	AS	<i>isBGE</i>	<i>pcBGE</i>	<i>newPc6</i>	<i>newPc5</i>
$(n + 3)$	ite	AS	<i>isBLT</i>	<i>pcBLT</i>	<i>newPc5</i>	<i>newPc4</i>
$(n + 4)$	ite	AS	<i>isBNE</i>	<i>pcBNE</i>	<i>newPc4</i>	<i>newPc3</i>
$(n + 5)$	ite	AS	<i>isBEQ</i>	<i>pcBEQ</i>	<i>newPc3</i>	<i>newPc2</i>
$(n + 6)$	ite	AS	<i>isJALR</i>	<i>pcJALR</i>	<i>newPc2</i>	<i>newPc1</i>
$(n + 7)$	ite	AS	<i>isJAL</i>	<i>pcJAL</i>	<i>newPc1</i>	<i>newPc</i>
$(n + 8)$	next	AS	<i>pc</i>	<i>newPc</i>		

Figure 13: Next-State logic for the pc register

The next pc

For the next pc it looks mostly the same as shown in Figure 13. Only the behavior if no 'if' catches is different as pc must point to the next instruction to execute. This nextPc was already computed for the JAL and JALR instructions, so I reused it. The unconditional jumps also change the value in rd, but this is done in the next subsection.

The next rd

At last the x registers must be updated. The procedure is defined in Figure 6. With exception to x0 this is the same for all these registers. Also, it is similar in its procedure as defining the next memory or pc but instead of a handful of instructions, I have to go over 39 of them as only branch and store instructions do not change rd. Because of this, I took the liberty to not exactly show the cascade for all relevant instructions in Algorithm 6 but only indicate it.

4.2.8 Constraints

The only thing left is to define constraints to end the model checker. First is the intended end of reaching a set number of Iterations. It is shown in Figure 14.

add to model:							
n	next	D	<i>x0</i>	<i>x0</i>			
for i from 1 to 31 do							
add to model:							
(n + 0)	ite	D	<i>isLUI</i>	<i>rdLUI</i>	<i>xi</i>	<i>newXi-49</i>	
	:	ite	:	:	:	:	
(n + 47)	ite	D	<i>isSRAW</i>	<i>rdSRAW</i>	<i>newXi-2</i>	<i>newXi-1</i>	
(n + 48)	eq	Bool	<i>rd</i>	<i>iConst</i>		<i>isRdXi</i>	
(n + 49)	ite	D	<i>isRdXi</i>	<i>newXi-1</i>	<i>xi</i>	<i>newXi</i>	
(n + 50)	next	D	<i>xi</i>	<i>newXi</i>			
end							

Algorithm 6: Next-state logic for all x registers

(n + 0)	one	D			<i>counterInc</i>	
(n + 1)	constd	D	<i>nIterations</i>		<i>maxIterations</i>	
(n + 2)	state	D			<i>counter</i>	
(n + 3)	init	D	<i>counter</i>	<i>emptyReg</i>		
(n + 4)	add	D	<i>counter</i>	<i>counterInc</i>	<i>newCounter</i>	
(n + 5)	next	D	<i>counter</i>	<i>newCounter</i>		
(n + 6)	eq	Bool	<i>counter</i>	<i>maxIterations</i>	<i>isMaxIter</i>	
(n + 7)	bad		<i>isMaxIter</i>			

Figure 14: Constraining the model by iteration count

After this I defined some extra constraints to check for bad instructions. First is checked if the opcode is valid for my model. The second constraint catches if the instruction can not be detected even whilst the opcode is valid. This is shown in Figure 15. The constraint in Figure 16 handles instruction-address-misaligned exceptions for jump instructions.

Of course other constraints can be defined. Options would be to stop on a specific pc or if a register reaches a specified value.

(TODO: Maybe add examples on how to do?)

(TODO: Maybe internal references in figures should be numbers...)

(n + 0)	or	Bool	<i>isLoad</i>	<i>isOpImm</i>	<i>isOpcodeValid9</i>
(n + 1)	or	Bool	<i>isAUIPC</i>	<i>isOpcodeValid9</i>	<i>isOpcodeValid8</i>
(n + 2)	or	Bool	<i>isOpImm32</i>	<i>isOpcodeValid8</i>	<i>isOpcodeValid7</i>
(n + 3)	or	Bool	<i>isStore</i>	<i>isOpcodeValid7</i>	<i>isOpcodeValid6</i>
(n + 4)	or	Bool	<i>isOp</i>	<i>isOpcodeValid6</i>	<i>isOpcodeValid5</i>
(n + 5)	or	Bool	<i>isLUI</i>	<i>isOpcodeValid5</i>	<i>isOpcodeValid4</i>
(n + 6)	or	Bool	<i>isOp32</i>	<i>isOpcodeValid4</i>	<i>isOpcodeValid3</i>
(n + 7)	or	Bool	<i>isBranch</i>	<i>isOpcodeValid3</i>	<i>isOpcodeValid2</i>
(n + 8)	or	Bool	<i>isJALR</i>	<i>isOpcodeValid2</i>	<i>isOpcodeValid1</i>
(n + 9)	or	Bool	<i>isJAL</i>	<i>isOpcodeValid1</i>	<i>isOpcodeValid</i>
(n + 10)	bad		<i>-isOpcodeValid</i>		
(n + 11)	or	Bool	<i>isLUI</i>	<i>isAUIPC</i>	<i>isInstrValid47</i>
(n + 12)	or	Bool	<i>isJAL</i>	<i>isInstrValid47</i>	<i>isInstrValid46</i>
⋮	or	Bool	⋮	⋮	⋮
(n + 58)	or	Bool	<i>isSRAW</i>	<i>isInstrValid1</i>	<i>isInstrValid</i>
(n + 59)	and	Bool	<i>-isInstrValid</i>	<i>isOpcodeValid</i>	<i>unknownInstr</i>
(n + 60)	bad		<i>unknownInstr</i>		

Figure 15: Constraining the model on unknown instructions

(n + 0)	zero	AS			<i>pcZero</i>
(n + 1)	constd	AS	3		<i>pcBitmask</i>
(n + 2)	and	AS	<i>pcBitmask</i>	<i>pcJAL</i>	<i>lowbitsJAL</i>
(n + 3)	and	AS	<i>pcBitmask</i>	<i>pcJALR</i>	<i>lowbitsJALR</i>
(n + 4)	and	AS	<i>pcBitmask</i>	<i>pcBEQ</i>	<i>lowbitsBEQ</i>
⋮	and	AS	<i>pcBitmask</i>	⋮	⋮
(n + 9)	and	AS	<i>pcBitmask</i>	<i>pcBGEU</i>	<i>lowbitsBGEU</i>
(n + 10)	neq	Bool	<i>pcZero</i>	<i>lowbitsJAL</i>	<i>pcMsaJAL</i>
(n + 11)	neq	Bool	<i>pcZero</i>	<i>lowbitsJALR</i>	<i>pcMsaJALR</i>
(n + 12)	neq	Bool	<i>pcZero</i>	<i>lowbitsBEQ</i>	<i>pcMsaBEQ</i>
⋮	neq	Bool	<i>pcZero</i>	⋮	⋮
(n + 17)	neq	Bool	<i>pcZero</i>	<i>lowbitsBGEU</i>	<i>pcMsaBGEU</i>
(n + 18)	or	Bool	<i>pcMsaJAL</i>	<i>pcMsaJALR</i>	<i>pcMsa6</i>
(n + 19)	or	Bool	<i>pcMsaBEQ</i>	<i>pcBEQ</i>	<i>pcMsa5</i>
⋮	or	Bool	⋮	⋮	⋮
(n + 24)	or	Bool	<i>pcMsaBGEU</i>	<i>pcMsa1</i>	<i>pcMsa</i>
(n + 25)	bad		<i>pcMsa</i>		

Figure 16: Constraining the model on misaligned addresses

4.3 Testing for Correctness

To test my model, I compared its results to my RISC-V simulators (Section 2.3) results.

With a given state, both the simulation and the BTOR2 model are run. For both the iteration maximum is set to 1. The resulting BTOR2 witness can not be directly compared to the resulting state of the simulation. So I also implemented a simple converter from witness to state [7, src/restate_witness.c]. These two states now can be compared. I have written a shell script for this at [7, sh_utils/compare_iterations.sh]

To generate RISC-V states, I implemented a fuzzer [7, src/state_fuzzer.c] to generate randomized states with one valid instruction at the address of pc. The fuzzer first chooses an instruction to test, on this basis it fills all variable parts of the instruction, e.g. *rd* or *imm*. Now all registers relevant to the instruction are filled with a random 64bit value. Also, a pc value is generated so that the instruction still fits in the limited address space of the BTOR2 model. At last if a jump instruction was chosen, a possible address misalignment is fixed and an address overflow prevented. The second part is for simplifying later comparison on the resulting states, as now a correct execution of the instruction always results in the exact same resulting state although the differences between simulation and the BTOR2 model.

With this it is possible to start test series. For this I implemented a shell script, too [7, sh_utils/test_btor2_model.sh]. Also, as with big amounts of tests, it becomes harder to keep an overview over failed tests. To counter this I also have written a script to unite all failed tests into one file and also add some not so easy to access information like instruction name or immediate value [7, sh_utils/diff_logger.sh].

I have run around 5,000,000 tests on this model without one failing, so I assume that my implementation is correct.

5 Benchmarks

With a model implemented, I can test how good it runs. I run my benchmarks on an Intel Core i5-6200U. Each test was run five times and the resulting times averaged. I devised two base tests formed from four RISC-V instructions as shown in Figure 17. Both have three instructions forming a loop and one instruction as a “workhorse”. This program is set into a state like shown in Figure 18. In this, x1 acts as a loop limiter, x2 as a loop counter and x3 as an accumulator.

5.1 Results

bge x2 x1 0x10	<i>jump out of program if x1 = x2</i>
add x3 x3 x2	<i>either (add counter onto x3)</i>
sb x3 0x14(x2)	<i>or (store the first byte of x3 at counter + 0x14)</i>
addi x2 x2 0x1	<i>increment counter in x2</i>
jalr x0 x0 0x0	<i>jump back to address 0</i>

Figure 17: Base test cases for the benchmarks

REGISTERS:
PC:0
x1:100
x2:0

MEMORY:
0:001158E3 # BGE x2 x1 0x10
4:002181B3 # ADD x3 x3 x2
8:00110113 # ADDI x2 x2 1
c:00000067 # JALR x0 x0 0

Figure 18: Example state for benchmark add_0256




Figure 19: Table 3 plotted

loops	base		fullmem		nopc add
	add	writemem	add	writemem	
0256	2.635	2.877	9.759	13.344	0.136
0512	6.195	7.306	16.402	24.209	0.268
0768	10.802	13.283	24.093	36.388	0.414
1024	16.306	21.004	32.732	50.376	0.569
1280	23.032	30.200	42.410	65.746	0.728
1536	30.669	41.262	52.961	83.036	0.898
1792	39.463	53.940	64.598	101.475	1.075
2048	48.944	68.521	77.084	122.189	1.276

Table 3: Times of iterations based benchmarks

bits of address space	16	17	18	19	20
add_0256	2.635	2.632	2.626	2.626	2.624
add_1024	16.306	16.464	16.511	16.452	16.460
writemem_0256	2.877	2.88	2.890	2.889	2.890
writemem_1024	21.004	21.131	21.215	21.181	21.163

Table 4: Times of extended address space benchmarks

6 Conclusion

Bibliography

- [1] *The RISC-V Instruction Set Manual Volume I: Unprivileged ISA*, 2025, version 20250508. [Online]. Available: <https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications>
- [2] A. Niemetz, M. Preiner, C. Wolf, and A. Biere, “Btor2 , BtorMC and Boolector 3.0,” in *Computer Aided Verification*, H. Chockler and G. Weissenbacher, Eds. Cham: Springer International Publishing, 2018, pp. 587–595.
- [3] F. Schrögendorfer, “Bounded Model Checking of Lockless Programs,” Master’s thesis, Johannes Kepler University Linz, August 2021. [Online]. Available: <https://epub.jku.at/obvulihs/download/pdf/6579523>
- [4] A. Waterman, Y. Lee, D. A. Patterson, and K. Asanović, “The risc-v instruction set manual, volume i: Base user-level isa,” UC Berkeley, Tech. Rep. UCB/EECS-2011-62, May 2011. [Online]. Available: <http://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.html>
- [5] “History of RISC-V,” <https://riscv.org/about/>, accessed: 15.08.2025.
- [6] “RISC-V-Simulator,” <https://github.com/Kr1mo/Risc-V-Simulator>.
- [7] “RISC-V_to_BTOR2,” https://github.com/Kr1mo/RISC-V_to_BTOR2.

(TODO: Add repo versions)