Bachelor Thesis

Benchmark of RISC-V in BTOR2

Jan Krister Möller

Examiner: Dr. Mathias Fleury

University of Freiburg
Faculty of Engineering
Department of Computer Science
Chair of Computer Architecture

August 16, 2025

Writing Period

 $24.\,06.\,2025 - 24.\,09.\,2025$

Examiner

Dr. Mathias Fleury

Declaration

I hereby declare that I am the sole author and o	composer of my thesis and that no
other sources or learning aids, other than those li	sted, have been used. Furthermore,
I declare that I have acknowledged the work of oth	ners by providing detailed references
of said work.	
I hereby also declare that my Thesis has not been	n prepared for another examination
or assignment, either wholly or excerpts thereof.	
Place, Date Sig	nature

Abstract

foo bar [1] [2] [3]

Contents

1	Mot	ivation		1
2	RIS	C-V		3
	2.1	Overvi	iew	3
	2.2	The R	V64I ISA	3
	2.3	Simula	ation of RISC-V	5
		2.3.1	Saving the State of a RISC-V Processor	5
3	вт	OR2		7
	3.1	Model	Checking	7
	3.2	The B	TOR2 Language	7
	3.3	The B	TOR2 Witness	7
4	Trai	nsformii	ng RISC-V to BTOR2	9
	4.1	The C	oncept	9
	4.2	Encod	ing	10
		4.2.1	Constants	10
		4.2.2	State Representation	10
		4.2.3	Initialization	10
		4.2.4	Computing values	10
		4.2.5	Command Detection	10
		4.2.6	Next-State-Logic	10
		4.2.7	Constraints	10

	4.3	Testing for Correctness	10
		4.3.1 State Fuzzer	10
		4.3.2 Automated Logging	10
	4.4	Functional vs Relational Next-State-Logic	10
5	Ben	chmarks	11
	5.1	MultiAdd in Functional and Relational Next-State-Logic	11
	5.2	Memory Operations	11
	5.3	Results	11
Bi	bliog	raphy	13

List of Figures

1	RV64I encoding formats														4	

List of Tables

1	RV64I Instruction Subset													5	
	- 0 / 0													_	

List of Algorithms

1 Motivation

This is a template for an undergraduate or master's thesis. The first sections are concerned with the template itself. If this is your first thesis, consider reading.

2 RISC-V

2.1 Overview

RISC-V is an open source instruction set architecture first published in May 2011 by A. Waterman et al. [4]. As contained in the name, it is based on the RISC design philosophy. (TODO: Explain RISK (compare wiki)) Since 2015 the development of RISC-V is coordinated by the RISC-V International Association, a non-profit corporation based in Switzerland since 2020 [5]. Its goals are among others an *open* ISA that is freely available to all, a *real* ISA suitable for native hardware implementation and an ISA separated into a *small* base integer ISA usable by itself e.g. for educational purpose and optional standard extensions to support general purpose software development [1](Chapter 1).

It currently contains four base ISAs, namely RV32I, RV64I, RV32E and RV64E, which may be extended with one or more of the 47 ratified extension ISAs [1] (Preface).

(EXTEND: Hier brauchts vlt noch was) (TODO: little endian erwähnen?)

For my work, I will focus on a subset of the RV64I ISA.

2.2 The RV64I ISA

RV64I is not complex, but its structure is relevant to understand my later work. So I explain all elements relevant for my thesis.

31	25 24	20 19		15 14	12 11	7	6		0
funct7	rs2		rs1	fund	t3	rd		opcode	R-Type
31		20 19		15 14	12 11	7	6		0
imn	n[11:0]		rs1	fund	t3	rd		opcode	I-Type
31	25 24	20 19		15 14	12 11	7	6		0
imm[11:5]	rs2		rs1	fund	t3 i	mm[4:0]		opcode	S-Type
31 30	25 24	20 19		15 14	12 11	8 7	6		0
[12] imm[10:5]	rs2		rs1	fund	t3 im	m[4:1] [11]		opcode	B-Type
31					12 11	7	6		0
	imm[3:	L:12]			<u>. .</u>	rd		opcode	U-Туре
31 30	2	1 20 19			12 11	7	6		0
[20] imr	n[10:1]	[11]	imm[19:12]		rd		opcode	J-Type

Figure 1: RV64I encoding formats, used in [1](Chapter 2.3) (TODO: Kopie richtig angeben)

RV64I has 32 64bit registers called x0-x31, where x0 is hardwired to 0 on all bits. Registers x1-x31 are general purpose and are interpreted by various instructions as a collection of booleans, two's complement signed binary integers or unsigned integers. Additionally, there is a register called pc acting as program counter and holding the address of the current instruction [1](Chapters 4.1, 2.1).

In RV64I, a memory address has the size of 64bit. As the memory model is defined to be single byte addressable, the address space of RV64I is 2⁶⁴ bytes [1](Chapter 1.4).

Like almost all the standard ISAs of RISC-V, RV64I has a standard encoding length of 32bit or 1 word. Only the compressed extension C adds instructions with a length of 16bit [1](Chapter 1.5), but it is irrelevant for us. All instructions of RV64I are encoded in one of the six formats shown in Figure 1.

The design of these format results in the following features:

• As of RISC-Vs little endianess, the *opcode*, which encodes the general instruction, is always read first. Also, further specification of the instruction by *funct3* and *funct7* is found always at the same location.

- If used by the instruction, the destination register rd and the source registers $rs1 \ \& \ rs2$ are always at the same place. This simplifies decoding.
- The highest bit of the immediate value *imm* is always bit 31. This makes finding the sign of a signed immediate value trivial.

Note that each immediate subfield is labeled with the bit position in the immediate value. Immediate values are always sign extended to 31bit and in case of U-, B- and J-type the missing lower bits are filled with zeros.

The instructions relevant to my work are listed in Table 1

INSTR	TYPE	INSTR	TYPE	INSTR	TYPE	INSTR	TYPE
LUI	U	LW	I	XORI	Ι	SLT	I
AUIPC	U	LD	I	ORI	I	SLTU	I
JAL	J	LBU	I	ANDI	I	XOR	I
JALR	Ι	LHU	I	SLLI	I	OR	I
BEG	В	LWU	I	SRLI	I	AND	I
BNE	В	SB	S	SRAI	I	SLL	I
BLT	В	SH	S	ADDIW	Ι	SRL	I
BGE	В	SW	S	SLLIW	I	SRA	I
BLTU	В	SD	S	SRLIW	I	ADDW	I
BGEU	В	ADDI	I	SRAIW	I	SLLW	I
LB	I	SLTI	I	ADD	I	SRLW	I
LH	I	SLTIU	I	SUB	I	SRAW	I

Table 1: Subset of RV64I instructions

2.3 Simulation of RISC-V

2.3.1 Saving the State of a RISC-V Processor

3 BTOR2

- 3.1 Model Checking
- 3.2 The BTOR2 Language
- 3.3 The BTOR2 Witness

4 Transforming RISC-V to BTOR2

4.1 The Concept

4.2 Encoding

- 4.2.1 Constants
 4.2.2 State Representation
 4.2.3 Initialization
 4.2.4 Computing values
 Opcode
 funct3 & funct7
 Registers
 Immediate
- 4.2.5 Command Detection
- 4.2.6 Next-State-Logic
- 4.2.7 Constraints
- 4.3 Testing for Correctness
- 4.3.1 State Fuzzer
- 4.3.2 Automated Logging
- 4.4 Functional vs Relational Next-State-Logic

5 Benchmarks

- 5.1 MultiAdd in Functional and Relational Next-State-Logic
- 5.2 Memory Operations
- 5.3 Results

Bibliography

- [1] The RISC-V Instruction Set Manual Volume I: Unprivileged ISA, 2025, version 20250508. [Online]. Available: https://lf-riscv.atlassian.net/wiki/spaces/HOME/pages/16154769/RISC-V+Technical+Specifications
- [2] A. Niemetz, M. Preiner, C. Wolf, and A. Biere, "Btor2, BtorMC and Boolector 3.0," in *Computer Aided Verification*, H. Chockler and G. Weissenbacher, Eds. Cham: Springer International Publishing, 2018, pp. 587–595.
- [3] F. Schrögendorfer, "Bounded Model Checking of Lockless Programs," Master's thesis, Johannes Kepler University Linz, August 2021. [Online]. Available: https://epub.jku.at/obvulihs/download/pdf/6579523
- [4] A. Waterman, Y. Lee, D. A. Patterson, and K. Asanović, "The risc-v instruction set manual, volume i: Base user-level isa," UC Berkeley, Tech. Rep. UCB/EECS-2011-62, May 2011. [Online]. Available: http://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.html
- [5] "History of RISC-V," https://riscv.org/about/, accessed: 15.08.2025.