

EC/EE/CS & IT/IN



Digital Electronics

Combinational circuit -

Parallel Adder





LECTURE NO. 6

Chandan Jha Sir (CJ Sir)

बस कर्म तुम्हारा कल होगा और कर्म में अगर सचाई है तो कर्म कहा निष्फल होगा हर एक संकट का हल होगा वो आज नहीं तो कल होगा

लोहा जितना तपता है उतनी ही ताकत भरता है सोने को जितनी आग लगे वो उतना प्रखर निखरता है हिरे पर जितनी धार लगे वो उतना खब चमकता है मिद्री का बर्तन पकता है तब धून पर खब खनकता है

सुरज जैसा बनना है तो सरज जितना जलना होगा नदियोसा आदर पाना है तो परवत छोड निकलना होगा और हम आदम के बेटे हैं क्यो सोचे राह सरल होगा कुछ ज्यादा वक्त लगेगा पर संघर्ष जरूर सफल होगा हर एक संकट का हल होगा वो आज नहीं तो कल होगा









The combinational circuit given below implements which of the following

- A. NAND
 - B. NOR
 - C. X OR
 - D. NONE










The combinational circuit given below, output Q will be


 $A.A \oplus B \oplus C$

B. ABC

C. AB+C

D. A+B+C





B





In 8 bit comparator (total) number of combination will be

A. 128K

C. 32K

D. none

$$2^{10} = K$$
 $2^{20} = M$
 $2^{30} = G$

$$2^{2\times8} = 2^{\frac{1}{2}} \xrightarrow{64} 64 \times 10^{\frac{1}{2}}$$


ABOUT ME




- Cleared Gate Multiple times with double Digit Rank (AIR 23, AIR 26)
- Qualified ISRO Exam
- Mentored More then 1 Lakhs+ Students (Offline & Online)
- More then 250+ Motivational Seminar in various Engineering College including NITs & Some of IITs



RECAPE







n bit comparator

Unequal com = 23h an


Semiminimized Expression

$$\frac{1}{2}$$

$$\frac{1}{2}$$

$$\frac{1}{3}$$

$$A+BC = (A+B)(A+C)$$



(3)



HALF ADDER



2 bit adder

$$\frac{1}{6} + \frac{1}{10} + \frac{1}{10}$$

$$\frac{1}{10} + \frac{1}{10}$$



HALF ADDER



2/4-2

Α	В	Sum	Carry
0	0	0	0
0	1	1-	0
1	0	1 -	0
1	1	0	1

Step 3.	Sum = AB + AB = ADB		
	Carry = AB		

Step 4.






5445

AB= (arry



HALF ADDER





NOR (5)



FULL ADDER

Step. 2.

L	A	В	C	Sum	Carry
0	0.	0	0	0	0
1	0	0	1	1	0
(1) (S) (3)	0	1	0	1	0
3	0	1	1	0	ゴレ
روا اي	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
F	1	1	1	1	1

Step3. E Step4



(arry =
$$Zm(3,5,6,7)$$

= $ABC+ABC+ABC+ABC$
= $(AB+AB)C+AB(C+C)$

$$= AB + (ABB) \cdot C$$

$$= Semiminimized$$

$$= Semiminimized$$




ADDER/SUBTRACTOR

Sum = ABB

(arry = AB

MAND/NOR

(6)





FULL ADDER



Full adder

SUM- ADBOC

Carry =
$$AB+BC+AC$$


= $(AB)(+AB)$
= $\overline{ABC+ABC+ABC+ABC}$

ER. CJHA @ GMMAIL. COM



FULL ADDER








FULL ADDER



Number of NAND = 9






Tsum=50ns Tearry=45 ns





A full adder is implemented with two half adders and one OR gate. OR gate is used to derive the final carry function of full adder. In each half adder, T_{sum} = 25ns and T_{carry} = 20ns and T_{OR} = 25ns. The minimum time required to derive both the sum and carry function of a full adder after applying the inputs is ____ ns

tons




Minimum time





Minimum Belay= Min Sti, Tz) + ToR





PARALLEL ADDER

4 bit parallel adder

A3 C2 C1
A3 A2 A1 A0 HA

B3 B2 B B0

C4 S3 S2 S1 S6

4 bil parallel adder

→ 3FA+ 1 HA

→ 7HA+ 3 OR WATE

→ 4 FA

h bit parallel adder

(n-1) FA + 1 HA

(2n-1) HA+ (n-1) OR


n FA



PARALLEL ADDER

RIPPLE CARRY ADDER






n bit Ripple carry adder

Maximum Belay




PARALLEL ADDER









Maximum Belay

$$T_{AND}/T_{OR} = 1 Ns$$

$$T_{X-OR} = 2 ns$$

$$T_{Corry} = 4 ns$$





COrry

Sum

A 16-bit ripple carry adder is realized using 16 identical full adders. The carry propagation delay of each full adder is 12 ns and the sum propagation delay of each full adder is 15 ns. The worst case delay of this 16 bit adder will be ____ ?





4-bit parallel binary adder is built using four full adders. If each full adder takes 44ns to produce the sum bit and 14ns to produce carry bit, then the time required for addition of two 4-bit numbers is.

C. 126

D. NONE

$$7 = (n-1)T(arry+Tsum)$$

= 3×14+44
= 86ns



PYQ

TAND/TOR= 1.7 M



A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary adder is implemented by using full adders. The total propagation time of this 4-bit binary adder in microseconds is,




Figure-I

$$t_{AND} = 3 ns.$$

$$t_{OR} = 2 ns$$

$$t_{X \cdot OR} = 5 ns.$$












Figure I show a 4-bits ripple carry adder realized using full adders and Figure II shows the circuit of a full-adder (FA). The propagation delay of the XOR, AND and OR gates in Figure II are 20 ns, 15 ns and 10 ns respectively. Assume all the inputs to the 4-bit adder are initially reset to 0.

At t=0, the inputs to the 4-bit adder are changed to

$$X_3X_2X_1X_0 = 1100, Y_3Y_2Y_1Y_0 = 0100,$$

And
$$Z_0 = 1$$

The output of the ripple carry adder will be stable at t (in ns) = _____

