

EC/EE/CS & IT/IN



Digital Electronics

Latches & SR Flip Flops





LECTURE NO. 7

Chandan Jha Sir (CJ Sir)







SEQUENTIAL CIRCUIT





- A circuit with feedback and memory are called sequential circuit.
- Output of the sequential circuit depends on previous output as well as present state of input.










- Basic memory element
- Latches are level triggered
- Latches has two output which is complement of each other





LATCHES




Basic memory element.






LATCHES









LATCHES







	Q	Q	Υ	Χ
InValue	Ţ	T	0	0
	0	1	1	0
	1	0	0	1
010/	Q H	Q	1	_ 1
VI MARI	1			


गालत है मिनही खेल

don't cores


forbidden (ET








SR Laich












R-& Latch




S	R	Q)	Qَ
HOLD 0	0	a 1	ā l
Reset 0	1	Ó	1
Set 1	0	1	0
1	1	*	X











Χ	Υ	Q ′	Q
O	0	Q	ā
0	1	8	9 X
1	0	Q	g X
1	1	0	9
















MK	A	Q	Q
0	0	1	0
0	1	1	0
1	0	0	Q
1	1	1	0



QUESTION



Consider a latch circuit shown in figure below. Which of the following set of input is invalid for circuit?



CJ holch TIW.




QUESTION



Consider a latch circuit shown in figure below. Which of the following set of input is invalid for circuit?

- A. R=0 H=0
- B. R=0 H=1
- C. R=1 H=0
- D. R=1 H=1




ABOUT ME




- Cleared Gate Multiple times with double Digit Rank
 (AIR 23) AIR 26)
- Qualified ISRO Exam
- Mentored More then Lakhs Students (Offline & Online)
- More then 250+ Motivational Seminar in various Engineering College including NITs & Some of IITs




Chandan Jha






nth (By) (Brt)













3 characteristic Table:>

	S	R	Q _n	Q _{n+1}
0	0	0	0 —	→ O
1	0	0	1	> 1
2	0	1	0	0/
3	0	1	1	0 /
(Je)	1	0	0	1 /
(1)	1	0	1	1
(6)	1	1	0	X
(7)	1	1	1	+

S	R	Qn+1
0	Ó	Qn
0	7	04/
1	0	J
1	1)	X








$$Q_{n+1}(s, R, Qn) = Sm(1, 4, 5) + Sd(6,7)$$



3 Excitation Table.







RECAPE



Maza Circuit Biagram Truth table Char table -> Excitation table -> State Blagram Char Equation

Truth

- 1) Char. T
- (2) Char. Eq
- 3 Excitation table
- (4) Stak Bjagram







