

② Base Index-AM: Sometime Cpu Contain Separate base register and index register to store the base value and index value respectively

eg: 8086 upto

Bx reg \rightarrow Base register

SP/DP : Index register (Source index/Destination index)

MOV BX, #1000

MOV Ax [BX][SI]

MOV SI, #20

$Ax \leftarrow [Bx + SP]$

$Ax \leftarrow M[1000 + 20]$

③ Base Index with displacement:

MOV Ax SD ([BX][SI])

$Ax \leftarrow M[(Bx) + (Si) + SD]$

④ Indirect-Index-AM.


1 Reg ref for index value

1 Alu ref for EA

1 Memory reference for

Read Data

Read/write



Transfer of Control - Am.

- * Transfer of control (Toc) from Am focused on instructions.
- * During the execution of Toc instruction program control has been changed from one location to another location.
 - TA : Target Address
 - BA : Branch Address
 - EA : Effective Address

Toc from Am.

① Unconditional Toc

eg: 1. JMP x (address)
2. HALT

② Conditional Toc

JNZ (Jump on not zero)
BNZ (Branch on not zero)

BZ (Branch on zero)

JZ (Jump on zero)

- * Relative Value is difference between Current PC value and Target Address

Relative value = +ve (Forward jumping)

Relative value = -ve (backward jumping)

- * PC relative Am:

Target Address = Current PC + OFFSET
name (Relative Value)

Conditional Toc: In Conditional Toc condition checking is done on the stamp of previous instruction output

HALT: Unconditional Toc instruction in which target address is the starting address of the instruction which is called HALT instruction.

Branch Instructions

Conditional PC Instruction

Condition : True \Rightarrow PC value updated as target address and now PC execute the target instruction as next instruction.

Unconditional PC Instruction

PC value updated as a target address and now PC execute the target instruction as next instruction.

Condition : False \Rightarrow PC value is not updated as a target address & now next sequential instruction is executed as a next instruction.

PC Relative - Am

$$EA = \text{Current PC value} + \text{Address field value (Relative value)}$$

- * In this mode Effective Address (EA) is obtained by adding the relative value to program counter (PC).
- * Relative Value means distance between current location to target location, it is a Constant (Signed Constant), present in the address field of the instruction.
- * PC relative Am is used intra Segment transfer of control (branching), when target address is present in same segment then during program execution control will be transferred within the segment. Called intra segment branching.

Base Register - Am.

$$EA = \text{Base Register Value} + \text{Address Field Value}$$

Base Register Am is used inter Segment transfer of control (branching), when target address is present in different segment then during program execution control will be transferred between the segments. Called inter segment branching.

Note: Both PC relative -A_m and Base register -A_m are suitable for program reallocation at runtime.

* Base Register -A_m → Reallocation

* PC Relative -A_m → Intra Segment branching

Q1. Consider a 4 Byte long PC relative instruction is located in the memory with the starting address of 243048 (Decimal). A -8 sign displacement is present in the address field of the instruction. What is the branch address?

Anc

Instruction Size = 4 Byte

Starting Address = 243048

Current PC value = 243052

Displacement = -8 (Backward Jumping)

243048	I ₁
243049	I ₁
243050	I ₁
243051	I ₁
243052	Next Inst.

PC \Rightarrow 243052

(Relative value)

Jumping)

Target address = Current PC value + relative value

$$= 243052 + (-8)$$

$$= 243044$$

Q2

Consider a 4 Byte long jump instruction stored in the word addressable memory with a word size of 16 bit. The starting address of instruction is 900 (decimal). If address field contains -32. Content of base register is 500. What is the branch address (Target address) when the instruction is designed with

(i) PC relative addressing model

(ii) Base Register addressing model.

Anc.

4 Byte Jmp instruction

Memory word addressable

1 Word size = 16 bit = 2 Byte

Instruction size = 4 Byte = 2 Word

900	I ₁	Memory
901	I ₁	
902	Next Inst.	
	Relative Value = -32	

(i) Pc relative Am

Target address = Current Pc + AF (offset)
value

$$= 902 - 32$$

$$= \underline{\underline{870}}$$

(ii) Base register Am

Target address = Base register
value + relative value

$$= 500 + (-32)$$

$$= \underline{\underline{468}}$$


Q3 Consider a 16 bit CUBIC which supports 1 word long instructions, stored in the memory with a starting address of 900 (decimal). Instructions format contains 8 bit Opcode and address field.

Instructions is designed with Pc relative Jmp Operations.

During its execution control (branch) will be transferred to an address 614 (decimal). Then what is?

- (i) What is the relative value in address field of the instruction?
- (ii) What is the Pc value before instruction fetch, after instruction fetch and after execution phase?

Ans 16 bit instructions = 2 Byte



$$\text{Pc} = 902$$

$$\text{Target Add} = \underline{\underline{614}}$$

(i) Target address = current Pc value + relative value

$$614 = 902 + \text{relative value}$$

$$\text{Relative Value} = \underline{\underline{-288}}$$

(ii) Pc value : Before instruction fetch : 900

After instruction fetch : 902

After execution : 614 (Target address).

Q4. For computers based on three-address instruction formats, each address field can be used to specify which of the following:

S₁ : A memory operand

S₂ : A processor register

S₃ : An implied accumulator register

Ans Either S₁ or S₂.



Instruction Set

1.

Data transfer instructions/operation

2.

Data manipulation instruction/Operations.

(i) Arithmetic (eg. Add, Sub, Div, Mul etc)

(ii) Logical (Or, And, Xor, etc)

(iii) Shift and rotate Operation (Arithmetic & logical Shift, rotate, Left shift, Right shift, Circular shifting & circular carry)

3.

Program Control instructions/Operations

(i) Unconditional Joc

(ii) Conditional Joc

Data Transfer Instruction: Data transferred from one location to another location.

(i) Mov

Destination

Source

Mem \leftarrow Reg

Reg \leftarrow Mem

Reg \leftarrow Reg

Mem \leftarrow Immediate

Reg. \leftarrow Immediate

Memory { Load \longrightarrow Memory Read
Specific } STORE \longrightarrow Memory Write

Stack { Push \longrightarrow Insert


Specific } Pop \longrightarrow Delete

To { IN \longrightarrow To Read

Specific } OUT \longrightarrow To Write

FLOATING POINT REPRESENTATION

DATA FORMAT



Q.1. In computer System why 2's Compliment are used to represent negative number, even we have Signed and 1's Compliment also?

Signed magnitude

+0 : 0000
-0 : 1000

1's Compliment

+0 : 0000
-0 : 1111

Redundant representations of '0' in Signed & 1's Compliment so 2's Compliment are used in computer system.

Q.2.

Ans

Why floating point representation?

- * To represent very large number (986542...)
- * To represent very small number (0....)

e.g. 16 bit number range: ~~and will have~~

$$= -(2^{16-1}) \text{ to } (2^{16-1}) \text{, if we want to store } 51k \text{ then}$$

$$= -2^{15} \text{ to } 2^{15}, \text{ it is not possible in 16 bit.}$$

Floating Point Representation:


Principle:

- * With a fixed point notation it is possible to represent a range of positive and negative integers centered on or near 0.
- * By assuming a fixed binary or radix point, this format allows the representation of numbers with fractional component as well.

Limitations:

- * Very large numbers cannot be represented nor can very small fractions.
- * The fractional part of the quotient in a division of two large numbers could be lost.


So floating point representation is to represent very large data and very small fraction and consume very less memory.



S (Sign) \rightarrow 0 [+ve]
 \rightarrow 1 [-ve]

BE/E : Exponent

Bias \downarrow
 Exponent



Sign

0. xxxxxx $\times 2^e$

e \rightarrow exponent

$$E = e + bias$$

$$BE = fE + bias$$

Number System:

2^4	2^3	2^2	2^1	2^0	.	2^{-1}	2^{-2}	2^{-3}	2^{-4}	2^{-5}	2^{-6}
16	8	4	2	1	0	$\frac{1}{2}$	$\frac{1}{4}$	$\frac{1}{8}$	$\frac{1}{16}$	$\frac{1}{32}$	$\frac{1}{64}$

U. Imp

①

$+6.5$

$6.5 = (110.1)_2$

$$\begin{array}{r} 0 \cdot 1101 \times 2^3 \\ \hline S \quad m \quad 2^e \end{array}$$

$S = 0 (+)$

$m = 1101$

$e = 3 = (11)_2$

S e m

0	11	1101
---	----	------

$6.5 = 110.1$

$= 0.1101 \times 2^3$

$= [2^1 + 2^2 + 2^4] \times 2^3$

$= [2 + 2 + 2]$

$= 6.5$

②

$+4.5$

100.1

$0 \cdot 1001 \times 2^3$

$S = 0 (+)$

$m = 1001$

$e = 3 [11]$

S e m

0	11	1101
---	----	------

③ $+4.75$

100.11

$0 \cdot 10011 \times 2^3$

$S = 0$

$m = 10011$

$e = 3 = (11)_2$

S e m

0	11	10011
---	----	-------

Note: Mantissa alignment process is used to adjust the decimal point, in this process right alignment increments the exponent and left alignment decrements the exponent.

2^{+} shift power (+) = Right alignment \rightarrow Increment the exponent

2^{-} shift power (-) = Left alignment \rightarrow Decrease the exponent

Right alignment : $6.5 = 110.1 = [2^1 + 2^2 + 2^4] \times 2^3$

$= 0.1101 \times 2^3 = 2^2 + 2^1 + 2^0 = 6.5$

$= 6.5$

Left alignment: $0.000000101 \times 2^{+5}$

$$\begin{bmatrix} 1.01 \times 2^{+5-8} \\ +1.01 \times 2^{-8} \end{bmatrix}$$

Note: If we take actual exponent [e] then there is no provision to represent the negative exponent. Because sign bit is telling number +ve [0] or -ve [if s=1]

If we store 2's complement of negative exponent then it creates ambiguity like:

$$\begin{array}{l} -2 : 1110 \\ +14 : 1110 \end{array} \left. \begin{array}{l} \text{Create Ambiguity.} \\ \text{Create Ambiguity.} \end{array} \right\}$$

So the solution is instead of writing in 2's complement we use "Bias Exponent" [E/BE]

$$E = e + \text{bias}$$

$$BE = AE + \text{bias}$$

Biasing: to convert a number into '0' or the number.

How bias value is selected?

- n bit 2's complement range = $-(2^{n-1})$ to $+(2^{n-1}-1)$
- 4 bit 2's complement = $-2(2^{4-1})$ to $(2^{4-1}-1)$
 $= -8$ to 7

How bias is selected?

- If exponent = k bit \rightarrow bias = 2^{k-1}

If exponent k bit then 2's Compliment = (-2^{k-1}) to $(2^{k-1}-1)$

4 bit 2's compliment range;

$$\begin{aligned} &-2^{4-1} \text{ to } +2^{4-1} \\ &= -8 \text{ to } +7 \end{aligned}$$

- To order to convert all number (+ve and -ve) into positive number take most highest negative number and add as bias.

$$+ 0.00101 \\ 0.101 \times 2^2$$

 $M = 101$

$E = -2, S = 0$

 $E = (110)_2$ 2's Compliment.

S	E (bias)	M (sign)
0	1110	10100
E		

S	E	M
0	1110	10100

Normalised MantissaExplicit Normalised

Syntax: $0.1\ldots \times 2^e$

Formula to get number
(Value formula)

$$(-1)^S \times 0.M \times 2^E$$

$$(-1)^S \times 0.M \times 2^E \quad \text{E-bias}$$

Implicit Normalised

Syntax: $1.\ldots \times 2^e$

Formula to get number

(Value formula)

$$(-1)^S \times 1.M \times 2^E$$

$$(-1)^S \times 1.M \times 2^E \quad \text{E-bias}$$

0.1 After the Point, immediate first bit should be 1.

$$\text{eg: } (101.11)$$

$$= 0.10111 \times 2^3$$

$$M = 10111, E = 3$$

$$E = e + \text{bias}$$

Before the point 1, means 1....

$$\text{eg: } (101.11)$$

$$= 1.0111 \times 2^2$$

$$M = 0111, E = 2$$

$$E = e + \text{bias}$$

eg:

$$6.75$$

S	E	M
0	110	11010

Explicit

$$= 110.11 \times 2^2$$

$$= 0.11011 \times 2^3$$

$$S=0, M=11011$$

Implicit

S	E	M
0	110	11010

bias = 8

$$= 110.11$$

$$= 110.11 \times 2^0$$

$$= 1.1011 \times 2^2$$

$$S=0, M=11010$$

$$e = +3, \text{ bias} = 8$$

$$E = e + \text{bias} = 3+8=11$$

$$E = 1011$$

S(1bit) E(4bit) M(5bit)

0	1011	11011
---	------	-------

$$\downarrow \quad \downarrow \quad \downarrow \quad B = (17B)_{16}$$

$$e = -12, \text{ bias} = 8$$

$$E = e + \text{bias} = 2+8=10$$

$$E = 1010$$

S(1bit) E(4bit) M(5bit)

0	1010	10110
---	------	-------

$$\downarrow \quad \downarrow \quad \downarrow \quad C = (18)_{16}$$

Conversion:

S(1bit) E(4) M(5)

0	1011	11011
---	------	-------

S(1) E(4) M(5)

0	1010	10110
---	------	-------

$$S=0, E=1011 \Rightarrow 11$$

$$M=11011, \text{ bias} = 8$$

$$(-1)^S \times 0.M \times 2^E$$

$$(-1)^0 \cdot 0.11011 \times 2^{11-8}$$

$$0.11011 \times 2^3$$

$$110.11$$

$$= \underline{\underline{6.75}}$$

$$S=0, E=1010 \Rightarrow 10$$

$$M=10110, \text{ bias} = 8$$

$$(-1)^S + 1.M \times 2^E$$

$$(-1)^0 + 1.10110 \times 2^{10-8}$$

$$+ 1.10110 \times 2^2$$

$$110.110$$

$$= \underline{\underline{6.75}}$$

Q1.

4(S.S)

S	E	M
1bit	4bit	5bit

Explicit & Implicit represent?

$$\text{bias} = 2^{\text{Exp bit}-1}$$

$$= 2^4 = \underline{\underline{8}}$$

Explicit

$$(S.S) = 101.1$$

$$= 101.1 \times 2^0$$

$$= 0.1011 \times 2^{+3}$$

$$S=0, M=1011, E=1011$$

$$e=3, \text{ bias} = 8, E=3+8=11$$

S(1) E(4bit) M(5bit)

0	1011	10110
---	------	-------

$$\downarrow \quad \downarrow \quad \downarrow \quad C = (176)_{16}$$

Implicit:

$$+(S.S) = 101.1$$

$$= 101.1 \times 2^0$$

$$= 1011 \times 2^2$$

$$S=0, M=01100, E=1010$$

$$e=2, \text{ bias} = 8, E=2+8=10$$

S(1bit) E(4bit) M(5bit)

0	1010	01100
---	------	-------

$$\downarrow \quad \downarrow \quad \downarrow \quad C \Rightarrow (14C)_{16}$$

Getting values:Explicit: $+ (5.5)$

0	1011	10110
---	------	-------

$$(-1)^s \text{ E-base} \\ (-1)^s 0.m \times 2$$

$$(-1)^0 0.10110 \times 2^{11-8}$$

$$0.10110 \times 2^3$$

$$101.10 = 5.5$$

Implicit:

S(1bit) E(4bits) M(5bits)

0	1010	01100
---	------	-------

$$E = 1010 = 10$$

$$(-1)^s 1.0m \times 2^{\text{Ebias}}$$

$$(-1)^0 1.001100 \times 2^{10-8}$$

$$+ 1.01100 \times 2^2$$

$$+ 101.100 = + (5.5)$$


Note: * Sometimes in explicit we don't get accurate result so either increase the bit in mantissa or use implicit normalisation.

* Mantissa: giving precision (more and more bit in mantissa giving very accurate value for small fraction also).

* Exponent: give the range (more bits in exponent mean large number).

Q2. Consider a 16 bit register used to store floating point number. Mantissa is normalised signed fraction number. Exponent is in Excess-32 form then what is 16 bit for $+ (13.5)_10$ in the register? (Using explicit & implicit)

Ans



1bit Kbit 15-Kbit
 \downarrow \downarrow
 6bit 9bit

$$\text{bias} = 2^{k-1} \quad \text{Excess} = 32$$

$$2^{k-1} = 32 \quad \text{bias} = 32$$

$$k-1 = 5 \\ k = 6 \text{ bit}$$

Explicit: (13.5)

$$= 1101.1$$

$$= 0.11011 \times 2^4$$

$$S=0, \quad m=110110000$$

$$E=4, \quad \text{bias}=32, \quad E=4+32=36$$

Implicit: (13.5)

$$= 1101.1$$

$$= 1.1011 \times 2^3$$

$$S=0, \quad m=101100000$$

$$E=3, \quad E=3+32=35$$

$$E = 100100$$

S(1bit)	E(6bit)	M(9bit)
0	100100	110110000

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓

A B C D E F G H I

$(4980)_{16}$

$$E = 100011$$

0	100011	101100000
↓	↓	↓ ↓ ↓ ↓
4	7	1 6 0

$(4760)_{16}$

Conversion: Explicit

S	E	M
0	100100	110110000

$(-1)^s \cdot m \times 2^{e-bias}$

$(-1)^0 \cdot 0.110110000 \times 2^{36-32}$

$+ 0.110110000 \times 2^4$

$1101.100000 = (13.5)$

Implicit:

S	E	M
0	100011	101100000

$(-1)^s \cdot 1 \cdot m \times 2^{e-bias}$

$(-1)^0 \cdot 1 \cdot 101100000 \times 2^{35-32}$

$+ 1 \cdot 101100000 \times 2^3$

$+ 1101.100000 = (13.5)$

- Q3. Consider a 16 bit register used to store floating point number. Mantissa is Explicit normalised signed fraction number. Exponent is in Excess-32 form then what is 16-bit for $-(29.75)_{10}$ in the register?

Ans

← 16 bit →

S	E	M
1 bit	6 bit	9 bit

Excess - 32 bias = $32 = 2^{k-1}$

$2^{k-1} = 32$

K=6

$$= -29.75$$

$$= -11101.11$$

$$= 0.1110111 \times 2^5$$

$$S=1, M=1110111, e=5$$

S(1bit) E(6bit) M(9bit)

1	100101	111011100
↓	↓	↓ ↓ ↓
C	B	D C

$$= (\underline{C} \underline{B} \underline{D} \underline{C})_{16}$$

- Q4. Consider a 16 bit register used to store floating point number. Mantissa is implicit nonnormalised signed fraction number. Exponent is in Excess-64 form
- (i) What is the first smallest positive number?

(i) What is the second smallest positive number?

(ii) What is the difference between first smallest and second smallest positive number?

Ans: Two bits, Excess-64 \rightarrow bias = 64

S	E	M
---	---	---

$$2^{k-1} = 64 \rightarrow 2^{k-1} = 2^6$$

$$k-1 = 6$$

$$\underline{k = 7 \text{ bit}}$$

i. First Smallest Positive number:

s(1) E(7bit) m(8bit)

0	0000000	00000000
---	---------	----------

$$\text{bias} = 64$$

$$E = 0$$

$$(-1)^s 1.m \times 2^{E-\text{bias}}$$

$$(-1)^0 1.0000000 \times 2^{0-64}$$

$$\text{Ans} \rightarrow \text{Smallest num} = 1.0000000 \times 2^{-64}$$

ii. Second Smallest Positive number:

s(1bit) E(7bit) m(8bit)

0	0000000	00000001
---	---------	----------

$$\text{Ans} \rightarrow \text{Smallest} = 1.0000001 \times 2^{-64}$$

$$(-1)^s 1.m \times 2^{E-\text{bias}}$$

$$(-1)^0 1.0000001 \times 2^{-64}$$

iii. Difference between I & II Smallest:

$$\text{difference} = 1.0000001 \times 2^{-64} - 1.0000000 \times 2^{-64}$$

$$= [1.0000001 - 1.0000000] \times 2^{-64}$$

$$= [0.0000001] \times 2^{-64}$$

$$2^{-8} \times 2^{-64}$$

$$\rightarrow \boxed{2^{-72}}$$

Note:

$$(i) 0.111 \rightarrow 1 - \frac{1}{2^3} \quad \text{or} \quad 1 - 2^{-3}$$

$$(ii) 0.1111 \rightarrow 1 - \frac{1}{2^4}$$

$$(iii) 0.11111 \rightarrow 1 - \frac{1}{2^5}$$

Q2

$$\begin{aligned}
 & [0.1111] \rightarrow 1111.0 \times 2^5 \\
 & \rightarrow (2^5 - 1) \times 2^5 \\
 & \rightarrow 2^5 \times 2^5 - \\
 & \rightarrow \boxed{1 - 2^5}
 \end{aligned}$$

$$\text{G.p. series: } \frac{1}{2}, \frac{1}{2^2}, \frac{1}{2^3}, \frac{1}{2^4}, \frac{1}{2^5}$$

$$a = \frac{1}{2}, \quad \gamma' = \frac{1}{2}$$

$$\frac{a(1-r^n)}{1-r} = \frac{\frac{1}{2}(1-\frac{1}{2}^n)}{(1-\frac{1}{2})}$$

$$\Rightarrow 1 - \frac{1}{2^5}$$

Note: We Cannot represent '0'.

$\rightarrow \text{Proplicit} = 1 \dots \neq 0$ (not zero)

\rightarrow Explicit = 0.1 - - - - = 0 (not zero)

In both implicit and explicit representations we cannot represent '0'. In IEEE 754 floating point we can represent 0.

Disadvantage of Conventional Representation: It cannot store.

Explicit = 0.1, Implicit = 1.0. It cannot represent '∞' (infinity)

If cannot represent number which is not normalised.

IEEE 754 Floating Point Representation

Single Precision

(32 bit)

Excel 127

S E M

1bit	8bit	23bit
← 32bit →		

$$\text{bias} = 2^{k-1} - 1$$

$$= 2^8 - 1$$

$$= 127$$

Double Precision

(64 bit)

Excel 1023

The diagram illustrates the concatenation of memory addresses. It shows three separate 11-bit fields labeled "11bit" above them, each with a double-headed arrow below indicating its width. These three fields are shown being joined together to form a single 64-bit address, represented by a long horizontal double-headed arrow spanning all three fields.

$$\text{bias} = 2^{n-1} - 1$$

... = 1023

Note: In IEEE 754 default is implicit normalisation.

Q1. How to represent +119 into IEEE 754 single precision and double precision floating point representation.

Ans Single Precision

$$119 : 1110111 \times 2^0$$

$$= 1.0110111 \times 2^{+6}$$

S	E	M
1bit	8bit	24bit

$$S=0, \quad T_1 = 11011100000000\dots$$

$$\text{bias} = 2^{\frac{8-1}{2}} - 1.$$

$$e=6, \quad bias = 127 \quad E=e+bias$$

$$\text{bias} = 127$$

$$\text{largest two-digit number} = 6 + 12 \cdot 9 = 133$$

$E = 10000101.11110000000000000000000$

0	10000101	11011100000000000000000
---	----------	-------------------------

↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓

4 2 E E 0 0 0 0

+119: (42EE0000)₁₆

Double Precision

119: 1110111x3

$$+1.110111 \times 2^{+6}$$

$$S=0, \quad m = 11011100000\cdots$$

$$e=6, \text{ bias} = 1023$$

$$E = 1023 + 6 = 1029 = \boxed{10000000101}$$

$S(1bit)$ $E(1bit)$

1bit 11bit 52bit

S | E | M

$$\text{bias} = 2^{-1}$$

$$\dots \underline{00010001} \quad = \underline{\underline{1023}}$$

0 | 100000000101 | 110111 | 0000000000000000...
 ↓ ↓ ↓ ↓ ↓ ↓
 4 0 5 0 C 0 0 0 0 0

+ 119 : (405DC00000000000)

Q7 Consider a 32 bit register which stores floating numbers in IEEE Single precision format (implicit). The value of number, f 32 bit are given below it.

Sign (1bit), Expo (8bit), Marissa (32bit)

0	10000100	110000000000...
---	----------	-----------------

~~Anse~~

~~Ex 132. Date 127-11-01 (1981) Summary of result~~

$$(-1)^s \cdot m \times 3^{\frac{E-bicu}{2}}$$

$$(-1)^{\circ} 1.11000000 \dots \times 2$$

$$+ 1.11\overline{000000} \dots \times 2^{15}$$

+ 111000.00000. - x²

~~Exposition : pris~~

Схемы!

WU WU 28

Q3. The value of float type variable is represented using the single precision 32 bit floating point IEEE 754 standard use 1 bit sign, 8 bit for E and 23 bit mantissa. A float type variable x is assigned the decimal value (-14.25). Then representation of x in hexa decimal notation is?

-Ans

~~-14.25~~

$$1110.01 = 1.1101 \times 2^3$$

$\varphi = 1$, $M: 11001$, $e=3$

1bit 8bit 1723bit : DHT

$$\text{Bias} = 2^{8-1} - 1 = 127$$

$$E = e^{tbias} = 13 + 127$$

$$= 130$$

$$\text{Hexadecimal} = ((1640000)_{16})$$

Single Precision (32bit)

S	E	M
1bit	8bit	23bit

Sign (1bit)	E (1bit)	M (23bit)	Value
0 or 1	00000000 E=0	000000..... M=0	± 0 : plus
0 or 1	11111111 E=255	0000..... M=0	$\pm \infty$
0 or 1	$1 \leq E \leq 254$	$M = \dots$	Implicit Normalised form $(-1)^E \times 1.m \times 2^{E-127}$ bial.

0 or 1	$E = 0$	$M \neq 0$	Denormalised number $(-1)^S \times 0.M \times 2^{E-127} \text{ bias}$
0 or 1	$E = 255$	$M \neq 0$	Not a Number (NAN)

Q. Why $\text{bias} = 2^{k-1}$? 1 bit s-bit 23 bits T word!

Ans Single Precision:

S	E	M
---	---	---

If in single precision, if $\text{bias} = 2^{8-1} = 2^7$ ($\text{bias} = 128$) then there is a possibility of getting $E = 255$.

$$E = e + \text{bias} \quad e = +127 \quad \text{then } E = 127 + 128$$

$$\begin{aligned} & 8 \text{ bits 2's complement range} \quad \text{if } E = 255? \quad \text{NAN} \\ & = -2^{8-1} \text{ to } 2^{8-1} \\ & = -128 \text{ to } 127 \end{aligned}$$

$$\text{So } \text{bias} = 2^{k-1}$$

Double Precision:

$$\text{Excess} = 1023.$$

1 bit s-bit 11-bit T word

S	E	M
---	---	---

Sign (1bit) : E (11bit) : M (52bit) Value: $(-1)^S \times 1.M \times 2^{E-1023}$

0 or 1 0000000000 00000... ± 0

$E = 0$ $M = 0$

0 or 1 111111111111 00000... $\pm \infty$

$E = 2047$ $M = 0$

0 or 1 $1 \leq E \leq 2046$ $M = 0$ Implicit Normalization

$$(-1)^S \times 1.M \times 2^{E-1023}$$

0 or 1 $E = 0$ $M \neq 0$ Denormalised Number
 $(-1)^S \times 0.M \times 2^{E-1023}$

0 or 1 $E = 2047$ $M \neq 0$ Not a Number.

Note: * When $E=0$ then value = 0 when $M=0$ and when $M \neq 0$ then value is in fractional form.

* When $E=2047$ then value = 0s when $M=0$ and when $M \neq 0$ it is not a number (NaN).

Features IEEE 754 are Special Symbols to represent unusual events.

- ① For example instead of interrupting on a divide by 0, Software can set the result to a bit pattern representing $+\infty$, $-\infty$. The largest exponent is reserved for these special symbols.
- ② IEEE 754 has a symbol for the result of invalid operations such as $0/0$, or subtract infinity from infinity. This symbol is NAN for not a number.

The purpose of NAN is to allow programmers to postpone some test and decisions to a later time in the program (when it is convenient).

Denormalised Number:

Minimum Possible Value of $E = 00000001$, $E=1$

$$E = e + bias$$

$$e = E - bias, 1 - 127 = 126, \text{ so } e = -126$$

That means in worst case $e = -126$, if value of e is smaller than -126 , then number is not able to normalise and we store as denormalised number.

eg: 1.1001×2^{-127} , $e = -127$, $E = -127 + 127 = 0$ so $E=0$ not able to normalise.

eg: 1.1001×2^{-128} , $e = -128$ so $E=-1$, not able to normalise
or 1.1001×2^{-129} then $M=1001$, $e = -129$, $E = -129 + 127 = -2$

$e = -129$, $E = e + bias$, $-129 + 127 = -2$

So $E=-2$ not able to normalise because E must be 1 after biasing.

For eg. The Smallest Positive (two) Single precision normalized number is : $1.0000\ldots \times 2^{-126}$

But the Smallest Single Precision denormalised number is : $0.000\ldots 01 \times 2^{126}$ or 1.0×2^{126}

and Double precision range is : 1.0×2^{-1022} to 1.0×2^{1024}

Q1. How to represent $+1.0$ into IEEE 754 single precision floating point representation?

Ans. 1bit 8bit 23bit

$S \quad E \quad M \quad \text{bias} = 2^{8-1} - 1$

1.0×2^0

$M=0, E=0, E = E + \text{bias}$

$$= 0 + 127 = 127$$

$0 \quad 0111111 \quad 00000000\ldots$

↓ ↓ ↓ ↓

3 F 8 0 0

$(3F800000)_{16}$

Q2. Consider a 64 bit register which stores floating point number in IEEE 754 Double Precision format. What is the value of the number if 64 bit are given as $101111111100000000000000\ldots$

Ans. S E(11bit) M(52bit)

Here all bits in E are 1

$$E = 2047, M=0 \therefore \text{its } \underline{\pm \infty}$$

Add/Subtract Rule:

1. Choose the number with the smaller exponent and shift its mantissa right a number of steps equal to the difference in exponents.
2. Set the exponent of the result equal to the larger exponent.
3. Perform addition/Subtraction on the mantissa and determine the sign of the result.
4. Normalize the recurring value if necessary.

Note: Multiplication and Division are somewhat easier than Addition and Subtraction, in that, no alignment of numbers is required.

Multiply Rule

1. Add the Exponents and subtract 127.
2. Multiply the mantissa and determine the sign of the result.
3. Normalise the resulting value, if necessary.

Divide Rule

1. Subtract the Exponents and add 127.
2. Divide the mantissa and determine the sign of the result.
3. Normalise the resulting value if necessary.

The addition or subtraction of 127 in the multiply and divide rule results from using the Excess-127 notation for exponents.

eg:

-0.75 in single precision format.

$$\rightarrow -0.11 \times 2^0$$

$$\rightarrow -1.1 \times 2^{-1}$$

S	F	M
---	---	---

$$e = -1 \quad \text{bias} = 127$$

$$E = -1 + 127 = 126 \quad E = 011110$$

Sign: E.

M.

1.	0111110	1000...
----	---------	---------

$$\Rightarrow (BF400000)_{16}$$

eg:

Add $9.999 \times 10^{+1}$ and $1.610 \times 10^{+1}$.

now, 9.999

$$0.1610 \times 10^0$$

$$+ 0.016$$

$$10.015 \times 10^{+1}$$

$$0.016 \times 10^1 \quad (\text{Now equivalent exponent})$$

$$1.002 \times 10^{+2}$$

$$\text{Normalise} \rightarrow 1.0015 \times 10^{+2}$$

Roundoff

Try adding the numbers 0.5 and -0.4375 in binary then using algorithm.

$$\text{Ans: } 0.5 = \frac{1}{2} = 0.1 \times 2^0$$

$$= (1.000 \times 2^{-1})_2$$

$$-0.4375 = -\frac{7}{16} = -\frac{1}{2^4} = -0.0111 \times 2^0$$

$$= (-1.110 \times 2^{-2})_2$$

Step 1: The significand of the number with the lesser exponent (-1.11×2^{-2}) is shifted right until its exponent matches the larger number: $-1.110_2 \times 2^{-2} = -0.111 \times 2^{-1}$.

Step 2: Add the significands:

$$(1.00)_2 \times 2^{-1} + (-0.111)_2 \times 2^{-1} = 0.001_2 \times 2^{-1}$$

Step 3: Normalizing the sum, checking for overflow or underflow

$$\begin{aligned} (0.001)_2 \times 2^{-1} &= 0.010_2 \times 2^{-2} \\ &= 0.100 \times 2^{-3} \\ &= 1.000_2 \times 2^{-4}. \end{aligned}$$


Since $127 \geq -4 \geq -126$ there is no overflow or underflow. (The biased exponent would be $-4 + 127$, or 123, which is between 1 and 254, the smaller and largest unsegned biased exponents).

Step 4: Round the sum:

$$(1.000)_2 \times 2^{-4}$$

The sum already fits in 4 bits, there is no change to the bits due to rounding.

$$\begin{aligned} \text{This sum is then } 1.000 \times 2^{-4} &= 0.000100 = 0.0001 \\ &= \frac{1}{2^4} = \frac{1}{16} = 0.0625. \end{aligned}$$



Note: The normal part is to execute steps 3 and 4 once, if rounding cause the sum to be abnormalized, we must repeat Step 3

→ Multiply 1.110×10^0 and 9.200×10^5 .

Step 1: (Like addition, we calculate the exponent of the product by simply adding the exponents of both operands)

$$\text{New exponent} = 0 + (-5) = 5$$

Let's do the same with biased exponent to make sure we obtain the same result:

$$10 + 27 = 37, \text{ and } -5 + 127 = 122, \text{ so}$$

$$\text{new exponent} = 37 + 122 = 259.$$

This is too large for 8-bit exponent field, so something is amiss. The problem is with the bias because we are adding the bias as well as new exponents:

$$\text{New exponent: } (10+127) + (-5+127) = (5 \times 2^7 + 2 \times 127) = 259$$

Accordingly, to get the correct biased sum when we add biased numbers, we must subtract bias from the sum

$$\begin{aligned} \text{New Exponent} &= 37 + 122 - 127 \\ &= 259 - 127 = 132 \quad (-5+127) \text{ and } -5 \text{ is indeed the} \end{aligned}$$

exponent we calculated initially.

Step 2: multiply the significands

$$1.110$$

$$\times 9.200$$

$$0000$$

$$0000 +$$

$$2220++$$

$$0990++$$

$$10212000$$

$$= 10.212 \times 10^5$$

Step 3: The product is unnormalised, so we need to normalise it:

$$10.212 \times 10^5 = 1.0212 \times 10^6$$

Step 4: We assumed that the significand is only four digits long (excluding the sign), so we must round the number.

The number 1.0212×10^6 is rounded to four digits in the significand to 1.021×10^6 .

Step 5: The sign of the product depends on the signs of the original Operands. Here they have both same sign. Hence the Product is: $+1.021 \times 10^6$

Binary floating point multiplication

Multiply $(0.5)_{10}$ and $(-0.4375)_{10}$

Step 1: To binary 1.000×2^1 by -1.110×2^{-2}

Adding the exponents (minus bias): $1 + (-2) = -3$

Or, Using the biased representation:

$$\Rightarrow (-1 + 127) + (-2 + 127) - 127$$

$$\Rightarrow (-1 - 2) + (127 + 127 - 127)$$

$$\Rightarrow -3 + 127 = \underline{124}$$

Step 2: Multiply the Significande

1.000

$\times 1.110$

0000

$1000 +$

$1000 ++$

$1000 + ++$

1110000

The product is 1.110000×2^{-3} but we need to keep it to 4 bits so it is 1.110×2^{-3}

Step 3: Now we check the product to make sure it's normalised, and then check the exponent for overflow or underflow. The product is already normalised and since $127 > -3 > -126$, there is no overflow or underflow.

Step 4: Rounding the product makes no changes:

$$-1.110 \times 2^{-3}$$

Step 5: Since the signs of the original operands differ, make the sign of the product negative. Hence the product is

$$-1.110 \times 2^{-3}$$

Converting to decimal to check our result:

$$-1.110 \times 2^{-3} = -0.00110 = -0.111$$

$$= -\frac{7}{2^5} = -\frac{7}{32} = -0.21875$$

The product of $(0.5)_{10}$ and $(-0.4375)_{10}$ is indeed $(-0.21875)_{10}$

Note: The normal path is to execute steps 3 and 4 once, but if rounding caused the sum to be unnormalised, we must repeat step 3.

Little Endian and Big Endian

- * The exact number of bytes that constitute a word depends on the system, for eg: in System Pentium, a word refers to four bytes or 32 bits. On the other hand, eight bytes are grouped into a word in the Itanium processor.

- * Bits in a word are usually ordered from right to left.

$$1 \text{ Byte} = 8 \text{ bit}$$

Word size = Word length of the processor.

- * Default configuration in the memory chip is Byte addressable.

So in the memory data is stored in byte wise.

In the processor operations are performed on a word format, so when the word length of the processor is greater than 8 bit then multiple cells accessing is required to access the data from memory simultaneously.


To solve the problem of ambiguity there is need of memory address interpretation mechanism (in instruction) called "Endian M/C instruction".

- ① Little Endian
- ② Big Endian


Byte ordering or

Endian M/C instruction : Show the order of data storage in memory.

1. Little Endian : Lower address contains lower byte and higher address contains higher byte.



2. Big Endian : Lower address contains higher byte and higher address contains lower byte.



* Default M/C instructions ie; Little Endian used in processor design. But some processor use Big Endian also.

* Little Endian : Right to left

Big Endian : Left to right.

Byte Ordering:

- Storing data often requires more than a byte.
 - There are two byte ordering schemes, referred to as little endian and big endian.
- eg: $(11, 12, 13, 14)_{16}$ Stored at Starting address 100_{16}

32 bit processor

Little Endian

(Right to left)

$$\tau_0 = \begin{array}{|c|c|c|c|} \hline 103 & 102 & 101 & 100 \\ \hline \end{array}$$

$$\tau_0 = \underline{11\ 12\ 13\ 14}$$

Big Endian

(Left to right)

$$\tau_0 = \begin{array}{|c|c|c|c|} \hline 103 & 102 & 101 & 100 \\ \hline \end{array}$$

$$\tau_0 = \underline{14\ 13\ 12\ 11}$$

eg: $(51, 21, 15, 25)_{16}$

"32 bit processor"

Little Endian

(Right to left)

$$\dots 403\ 402\ 401\ 400$$

$$\tau_2 = \begin{array}{|c|c|c|c|} \hline 51 & 21 & 15 & 25 \\ \hline \end{array}$$

$$\tau_2 = \underline{51\ 21\ 15\ 25}$$

Stored at Starting Address 400_{16} .

Big Endian

(Left to right)

$$\dots 403\ 402\ 401\ 400$$

$$\tau_2 = \begin{array}{|c|c|c|c|} \hline 25 & 15 & 21 & 51 \\ \hline \end{array}$$

$$\tau_2 = \underline{25\ 15\ 21\ 51}$$

ALU & CONTROL UNIT


Components of a Computer:

- ① Cpu, ② memory and ③ I/O.

- Memory
 - Register
 - ALU
 - Timing Signals, Control Signals
 - Flags (PSW)


Register [Flip flop]: Collection of bits / Sequence of bits stored in flip flop.

+ Register is temporary storage.



ALU : Arithmetic and Logic Unit

- Hardware
 - Perform Arithmetic and Logical Operations, Comparisons and Condition Checking.
 - Perform multiple -type Operations.



Timing Signal: To execute the operation in proper sequence.

e.g. 1. Fetch Fetch

2. Decode $T_1: PC \rightarrow MBR$


3. Execute $T_2: M[MBR] \rightarrow Memory$

Memory $\rightarrow MBR$

MBR $\rightarrow PR$

e.g. If we have 16 Registers, 1 ALU, 1 Memory, 1 Psw and 1 component i.e. total 20 components

$$20C_2 = 200 + \text{Components/connections}$$



So the solution instead of using $200 + \text{Connections}$ is to connect all components to a common bus.

(Internal Bus)

But only two pairs (2 components) can communicate at a time and which component will communicate for that control signal is required.

The number of multiplexers = No. of bits in the register (size of the register)

Size of the multiplexer = No. of registers.

Q. If we have 32 registers and each register size is 8 bits then

Ans \rightarrow Number of multiplexers (mux) = 8 bit

\rightarrow Size of mux = 32 (32×1)

Note: If we have n registers and each register size is 'n' bits then

\rightarrow Number of mux = N

\rightarrow Size of mux = $M(\text{mux})$

Q1 How data is transferred?

Register A to Register B.

[$R_A \rightarrow R_B$]

Process: Register 'A' content given to mux (multiplexer),
Mux to common bus then,
Common bus to load into Register B (R_B).

Q2 Why R_{out} and R_{in} is needed?

Ans. Register output is connected to the Mux then mux to
Common bus then Common bus to respective register.

Process: When R_{out} is set to '1' then that respective
register Content (data) load into the mux. Then mux to
Common bus and here Common bus is connected to all
registers, then the register having R_{in} is set to 1 in
that respective register bus Content is loaded in that
register.

$R_A \rightarrow R_B$

R_A to R_B ; R_{out} , R_{in}

$R_{out} = 1$

Content of register A loaded into mux then
mux to Common Bus

now $R_{in} = 1$

then Content of Bus load into register R_B

MAR/AR [Memory Address Register]: It contains address of
memory location. It is connected to the Address Line (A) of
the system bus.

MAR/MR/DR [Memory Data Register]: It contains memory
Content (Instruction and data). It is connected to the Data Line
of the bus.

Instruction Register (IR): Contains the instruction currently being executed by the CPU.


In the Processor, some general purpose and some special purpose register are available. All the register are connected to a common path called Data Path (bus). Data Path is a collection of functional units (ALU and MUX).

Every register has two status R_{in} and R_{out} :

R_{in} : R_{in} is set to 1, if the content of the bus loaded into register R_i .

R_{out} : R_{out} is set to 1, if the content from the register R_i will be placed on bus.

Data Path: ALU, MUX, Register and other component, how they process, & paths for processing.



Micro Operations:

Micro Operations is a elementary operation in the hardware.

e.g: register to register transfer is a one kind of micro operations.

Micro Operations consume 1 cycle to complete the execution.

Control signals are required to execute the micro operations.

e.g: Machine Instructions: $T_1 \text{ow } m_1, r_1$

RTL (Register Transfer Language): $m_1 \leftarrow r_1$

Micro Operations: $T_1 : r_1 \text{ow } m_1$

Micro Operations:

The functional, or atomic, operations of a processor.

- * Series of steps, each of which involves the processor registers
- * This refers to the fact that each step is very simple and accomplished very little.
- * The execution of a program consists of the sequential execution of instructions.
- * Each instruction is executed during an instruction cycle made up of shorter sub-cycles (fetch, indent, execute, interrupt).
- * The execution of each sub-cycle involves one or more shorter operations (micro-operations).

Micro Program (μ-program): Sequence of micro operations (μ -operations) to perform some operation in hardware level is called as micro program.

The Fetch Cycle:

Occurs at the beginning of each instruction cycle and causes an instruction to be fetched from memory.

Four registers are involved:

1. Memory Address Register (MAR):

- * Connected to address bus
- * Specifies address for read or write operations.

2. Memory Buffer Register (MBR):



- * Connected to data bus
- * Holds data to write or last data read.

3. Program Counter (PC):

- * Holds ^{address} of next instruction to be fetched.

4. Instruction Register (IR):

- * Holds the last instruction fetched.

Instruction Cycle:(1.) Fetch Cycle: Instruction Fetch

* At the end of Fetch cycle instruction is loaded into DR register

(2.) Execute Cycle:

1. Decode the instruction.
2. Operand address calculation.
3. Operand fetch using the help of addressing mode.
4. Data processing.
5. Result storage.

Rules for Micro Operations Grouping:

① Proper sequence must be followed.

$MAR \leftarrow (PC)$ must precede $MBR \leftarrow (Memory)$

② Conflicts must be avoided.

* must not read and write the same register at same time.

* $MBR \leftarrow (Memory)$ and $DR \leftarrow (MBR)$ must not be in same cycle.

* If different components then perform in same cycle.

Execute Cycle:

Because of variety of opcodes, there are a number of different sequences of micro operations that can occur.

① Instruction Decoding:

The control unit examined the opcode and generated a sequence of micro-operations based on the value of opcode.

② A simplified add instruction:

i) ADD R₁, X (which adds the content of the location X to register R₁)

ii) In the first step the address portion of the IR is loaded into the MAR.

iii) Then the referenced memory location is read.

iv) Finally, the content of R₁ and MBR are added by the ALU.

v) Additional micro operations may be required to extract the register reference from the IR and perhaps to strength ALU inputs or outputs in some immediate registers.

a) ID Stage: Enable the hardware to perform the operation (Instruction Decode).

b) OF Stage: AME (Addressing mode) are required to access (Operand Fetch).

Interrupt Cycle:

* At the completion of the execute cycle, a test is made to determine whether any enabled interrupt has occurred, and if so, the interrupt cycle occurs.

* The nature of this cycle varies greatly from one machine to another in a simple sequence of events:

① In the first step contents are transferred to the MBR so that they can be saved from return from the interrupt.

② Then MAR is loaded with the address of which the contents of the PC are to be saved, and the PC is loaded with

- the address of the start of the interrupt processing routine
- ③ These two actions may be a single micro-operation.
 - ④ Because most processors provide multiple types and/or levels of interrupt, it may take one or more additional micro-operations to obtain the same address and the routine address before they can be transferred to the MAR and PC respectively.
 - ⑤ Once this is done, the final step is to store the TBR, which contains the old value of PC into memory.
 - ⑥ Now the processor is now ready to begin the next instruction cycle.
- Whenever interrupt occur after the completion of current instruction, execution of interrupt will be serviced.

PC value.

PC value stored in the stack along with return address and Control transfer to return address.	PSR (Interrupt Subroutine) → Vector Address → PC.
--	---

- Q1. The following are some events that occur after a device controller issues an interrupt while process L is under execution.
- (P) The processor pushes the process status of L onto the control stack.
 - (Q) The processor finishes the execution of the current instruction.
 - (R) The processor executes the interrupt service routine.
 - (S) The processor pops the process status of L from the control stack.
 - (T) The processor loads the new PC value based on the interrupt vector and program counter.
- Which is the correct order in QPTR?

Q2. Consider the following sequence of micro-operations:

MBR \leftarrow PC

PR[8] \leftarrow X

PC \leftarrow Y

MEMORY \leftarrow MBR

Which one of the following is a possible operation performed by this sequence?

Note: Initiation of interrupt service

Control Unit Functional Requirements

- * By reducing the operations of the processor to its most fundamental level we are able to define exactly what is that the Control unit must cause to happen.
- * Three step process to lead to a characterization of the Control Unit:
 1. Define basic elements of processor.
 2. Describe the micro-operations processor performs.
 3. Determine the functions that the Control unit must perform to cause the micro-operations to be performed.
- * The control unit performs two basic tasks:
 - * Sequencing
 - * Execution.

Control Unit:



- * Control Unit is the supervisor in the system that controls each and every activity.
- * Control Unit takes various inputs but produce only one output (Control Signals).
- * These Control Signals are required to execute the micro operation.
- * Control Signals are directly executed on a Base Hardware so hardware generates the desired output.
- * Computer System functionality is program execution.

Q.
Ans

Why Control Unit is set after Decoder?

In Fetch and decode same type of operations is performed.
After the decode, input given to the Control unit, so according to the operations control signal is generated to perform micro operations.

Block Diagram of the Control Unit



Control Unit: Control word
This $P_c \rightarrow M_{AR}$; $M_{AR} \rightarrow M_{BR}$


Program Output
Base Address (A/W)

Program, Program, Program, Program, Program, Program, Program, Program, Address

0 1 1 0 0 0 0 0 0 0 0 0

1 Control word for 1 microoperations

Functioning of Microprogrammed Control Unit



Control Signals within Cpu. / Control Signals to System Bus

- Control Signals can be implemented into the Control Unit by using the following approach:
1. Hardwired Cu design.
 2. Microprogrammed Cu design.

- Working of Control Unit: Control unit generates the control signals, these control signals are same for ports and decoder.
- After the decoder, different type of control signal (control word) generated according to different type of operations.
- At the control unit design time, designer decide which control are generated in which cycle (T_1, T_2, \dots, T_n) for different type of instruction and that is stored in the table.
- Later we make a boolean functions for implementation.

1. Hardwired CU Design:

- In the hardwired control unit design control signals are expressed in SOP Expressions (sum of product).
- They are directly realised on hardwired.
- In hardwired control unit, they need fixed logic circuit to interpret the instructions and generate the control signal.

Note: * Hardwired CU is faster CU design.
 * RISC is a hardwired CU.

Disadvantages:

- It is not flexible.
- Even a minor modifications require redesigning/redesigning and testing.
- It does not support new operations (one designed).

Process:

- Step 1: Searches where the Control Signals A_{in} and B_{out} are present.
- Step 2: Options are in J.I format or T.I format.
- Step 3: For any particular time interval. Is the control signal present for all the instructions?

Q1. Consider the following hypothetical CPU which uses 3 data register A, B and C... and supports 5 instructions T₁, T₂, T₃, T₄ and T₅. Obtain the logic functions that will generate the hardwired control for the signal Aout and Bout, using the following data:

	T ₁	T ₂	T ₃	Bout = T ₁ I ₁ + T ₁ I ₂ + T ₁ I ₃ + T ₂ I ₁ + T ₂ I ₂ + T ₂ I ₃
T ₁	Ain, Bout	Ain, Cin, Bout	Bin, Bout	
T ₂	Bin, Cin, Aout	Ain, Aout	Ain, Bout, Cin	
T ₃	Bin, Bout	Bin, Bout	Bin, Bout	= T ₁ (I ₁ +I ₂ +I ₃)
T ₄	Cin, Aout	Bin, Aout	Ain, Aout	+ T ₃ (I ₁ +I ₂ +I ₃)
T ₅	End.	End	End	Bout = T ₁ + T ₃

$$\text{Ain} = T_1 I_1 + T_1 I_2 + T_2 I_2 + T_2 I_3 + T_4 I_3 \quad \text{by inspection}$$



$$\text{Ain} = T_1 I_1 + (T_1 + T_2) I_2 + (T_2 + T_4) I_3$$

② Micro Programmed Control Unit:

- * In micro-programmed CU design Control words are stored in the Control memory
- * According to the type of operation Control signals are generated.
- * Control memory is associated with CAR and CDR Register to contain Control memory address and data respectively.

CAR: Control Address Register

CDR: Control Data Register




Process:

- * The set of micro instructions stored in the Control memory.
- * The [CAR] Control Address contains the address of next instruction or micro instructions to be read.
- * Then a micro instruction is read from the Control memory and it's transferred to control buffer register.
- * Control buffer register is connected to the control line so in this micro instruction execution occurs.

← 4 Inst. / Control Word / CPR →

Branch Condition	Flag	Control Field	CAR / AF / NIA
------------------	------	---------------	----------------



Control Signal

Decoded

Format-

Encoded

Format

(Horizontal M progs.)

$NCS \rightarrow n \text{ bits}$

$n \text{ bits} \rightarrow n \text{ Cs.}$

(Vertical M progs.)

$NCS \rightarrow \log_2 N \text{ bits}$

$n \text{ bits} \rightarrow 2^n \text{ Cs}$

Points = Format = on Control Signal

① Hardwired CU Design

- S.O.P expression
- Logic function
- Fastest (Risc)
- Not flexible

② Microprogrammed CU

- Microprograms stored in Control memory

→ Micro Instructions are implemented by 2 approaches:

- ① Horizontal programming
- ② Vertical programming

Horizontal Programming: number of control signals are small

1. Number of control in the hardware = $[S_0 \ S_1 \ S_2 \ S_3]$

2. Decoded form of $C_s \Rightarrow$ 4 bits

Enable = 1

Disable = 0


Control Field

(4 bit)

$S_3 \ S_2 \ S_1 \ S_0$


Base H/W

3. Design a horizontal microinstruction for $C_s = (S_0 \ S_2)$



4. Operational State

C.F.



$S_3 \ S_2 \ S_1 \ S_0$

Base H/W

Vertical Microprogrammed C.I.:

1. Number of control signal in H/W = $(S_0 \ S_1 \ S_2 \ S_3)$

2. Encoded form of $C_s \Rightarrow$ eg: $4^{Cs} = \lceil \log_2 4 \rceil = 2$ bit

Control Field

2 bit


Note: External decoder is required

Decoder.

$S_3 \ S_2 \ S_1 \ S_0$

3. Design a vertical microinstructions for $C_s = [S_0 \ S_2]$

BC Flag | Control Field | NC/NIA |



4. Operational State

BC Flag | 10 | 00 | AF | CAR | NIA |



Function Code [FC]

generated by the Control Unit to give the Signal to CPU to perform Operation.

Horizontal Programming

1. To this Control Signal are expressed in a decoded format.

2. 1 bit \rightarrow 1 CS

NCS \rightarrow Nbit

3. It supports longer Control words.

Eg: for 2¹⁰ Control Signal we require 200 bit in Control field.

4. No external decoder is required to generate the control signal

5. It is flexible compared to Hardwired CU.

6. It supports high degree of Parallelism (none/more than 1)

Vertical Programming

To this Control Signals are expressed in encoded format.

n bit \rightarrow 2ⁿ CS.

NCS \rightarrow $\lceil \log_2 N \rceil$ bits

It supports shorter control word.

Eg: for 2¹⁰ Control Signal we

require 8 bit $\lceil \log_2 2^10 \rceil$ or 2³ in Control field.

External decoder is required to generate the control signals.

It is more flexible

It supports low degree of parallelism (none/one)

Speed: Hardwired > Horizontal > Vertical

Time Consumption: Vertical > Horizontal > Hardwired.

Q2. Arrange the following configuration for CPU in decreasing order of operating speeds: Hardwired, Vertical micro programming, Horizontal micro programming.

Anc Hardwired control, Horizontal micro programming, Vertical micro programming.

Q3. Horizontal micro programming:

- does not require use of signal decoders
- results in larger sized microinstructions than vertical micro programming
- use one bit each control signal

~~d. all of the above~~

Q4. An instruction set of a processor has 125 signals which can be divided into 5 groups of mutually exclusive signals as follows:

Group 1: 20 signals, Group 2: 70 signals, Group 3: 2 signals

Group 4: 10 signals, Group 5: 23 signals

How many bits of the control words can be saved by using vertical micro programming over horizontal?

Anc.

	Horizontal	Vertical	
G1: 20cs	20	5bit	# bits = 125-122
G2: 70cs	70	7bit	Saved = <u>103</u>
G3: 2cs	2	1bit	
G4: 10cs	10	4bit	
G5: 23cs	23	5bit	
	125 bits	27 bits	

Q5. Consider a hypothetical CPU it has 1024 Control words memory. It supports 48 control signals and 16 pages. What is the size of the control words in bits and control memory in byte using:

(i) Horizontal Programming

(ii) Vertical Programming

Control memory = 1024 control word = 2^{10} CW \rightarrow Control word size = 10 bits

Flags = 16 Flag = 2^4 Flags

= 4 bits

(i) Horizontal Programming

48 Control Signal = CF = 48 bits.

Flag	CF	AF
4 bits	48 bits.	10 bits.

4 bits 48 bits. 10 bits.

1 CW = $4 + 48 + 10 = 62$ bits

Control memory = 1024 CW

= 1024×62 bits

$\approx 8\text{K Byte}$

(ii) Vertical Programming

48 Control Signal = CF = 6 bits

Flag	CF	AF/NIA
4 bits	6 bits	10 bits

4 bits 6 bits 10 bits

1 Control Word = $4 + 6 + 10 = 20$ bits

Control memory = 1024 CW

= 1024×20 bits

$\approx 32\text{K Byte}$

Q6. Control field of a micro instructions. Support 2 groups of control signal in which Group 1 indicate None/One of 400 control signal and Group 2 (Horizontal) indicate 6 signals. Hardware contains 16 Flags and 32 branch conditions.

If CAR register size is 20 bits then what is CDR in bits and Control memory in bits?

Ans. 16 Flag \Rightarrow Flag = 4 bits. 32 Branch = BC = 5 bits. CAR/AF = 20 bits

Control Field = AF (CAR/AF)

BC	Flag	Control Field	AF (CAR/AF)
5 bits	4 bits.		20 bits.

Vertical G₁

400CS

9 bits

G₂ - Horizontal

6CS

6 bits

= 15 bits.

1 CW Size = $5 + 4 + 15 + 20 = 44$ bits

Control memory = 2^{20} CW = $2^{20} \times 44$ bits

= 4400 bits

RISC

Reduced Instn. Set Computer.

1. It supports less number of addressing modes.
2. It supports smaller instruction set.
3. It supports more number of registers.
4. It supports fixed length instr.
5. It supports 1 instruction per cycle ($CPI=1$)
6. It supports pipeline successfully.
7. It is the expensive Processor used in real time Applications.
8. It is a Super Computer.
9. It uses hardwired Control Unit (Motorola processor, Power processor, ARM processor).

CISC


Complex Instn. Set Computer.

- It supports more number of instr.
- It supports large instruction set.
- It supports less number of register.
- It supports variable length instr.
- It does not support 1 instruction per cycle. ($CPI \neq 1$)
- It supports unsuccessful pipeline.
- It is less expensive processor.
- General purpose Computer.
- It uses microprogrammed (vertical) control unit. (pentium processor)

- Q7. A micro program Control Unit is required to generate a total of 25 control signals. Assume that during any micro instruction at most two control signals are active. minimum number of bits required in the Control word to generate the required control signals.

Ans

$$\begin{aligned} 25 \text{ C } &\Rightarrow 5 \text{ bit} \\ &\Rightarrow \underline{10 \text{ bit}} \end{aligned}$$



- Q8. f) hypothetical processor contains word length of 12 bit. It supports 1 word Opcode. Each instruction takes 8 cycles to complete the execution. Processor contains 256 control signals & 16

Page Processor used horizontal Control Unit. 64 branch is used then what is the size of CAR & CAR in bit of (Control) memory?

Ans

$$\text{Word length} = 12 \text{ bit}$$

$$\text{Opode} = 1 \text{ word} = 12 \text{ bit}$$

$$\text{Total # of Instructions} = 2^b$$

$$\# \text{ cycle/instruction} = 8 \text{ cycle/instruction}$$

$$\text{Total no. of Instructions} = 2^{12} \times 8$$

$$= 2^{15} \text{ M Instructions/Cn.}$$


$$\text{Control memory} = 2^{15} \text{ Cn}$$

$$\text{# of Cn Add} = 15 \text{ bit.}$$

$$16 \text{ Flag} \Rightarrow \text{Flag} = 4 \text{ bit}$$

$$64 \text{ Branch Condition} = BC = 6 \text{ bit}$$

$$\text{Horizontal: } 256 \text{ CS} = 2^{8} \text{ bit}$$



$$1 \text{ Cn} = 2^8 \text{ bit}$$

$$\text{Control memory} = 2^{15} \text{ Cn}$$

$$= 2^{15} \times 2^8 \text{ bit}$$

Q9. Consider the following Processor Design Characteristics:

I. Register-to-register Arithmetic Operations only

II. Fixed length instruction format

III. Hardwired Control Unit

Which of the Characteristics above are used in the design of a RISC Processor?

Ans P, II and III.

CPU Time Calculations

* CPU time calculations Program Execution time.


* Program execution time is based on the clock.

* Processor contains Clock pins and these Clock pins is externally connected with the Clock generator.

So In the Computer System all the operations are controlled by the Clock, So CPU contains Clock pins which is externally connected with Clock generator.

* Clock generator is operating with a constant frequency to generate the clock pulse (clock signal).

* These clock signals are carried into the CPU through (with the help of) clock pins. So CPU operations are controlled by the clock signal.




* Program Execution time is calculated based on 2 factors:

1. Cycle

2. Cycle time

① Cycle: Cycle is defined as clock pulse transition either from rising edge to rising edge (or) falling edge to falling edge.



② Cycle Time: The time required to transfer the pulse either from rising edge to rising edge or falling edge to falling edge is called as cycle time.

Cycle time depends on the clock frequency

$$\text{Cycle time} \propto \frac{1}{\text{clock frequency}}$$


Q. In program we have 100 Instructions, and each instruction takes 6 clock cycles. Operating at 2GHz processor. Program E.T = ?

Ans 100 Instructions, each takes 6 cycles

$$\text{Total} = 100 \times 6 = 600 \text{ cycles}$$

$$\text{Program E.T} = 600 \times 0.5 \text{ nsec} = 300 \text{ microsec}$$

$$\text{Cycle time} = \frac{1}{2 \text{ GHz}} = 0.5 \text{ nsec}$$



- * Program is a combination of data transfer, data manipulation, & transfer of control (COC) instructions. Different instructions take (consume) different cycle to complete the executing so,

$$\text{Program ET} = \left[\sum_i (\text{Ici} \times \text{CPi}) \right] \text{Cycle time.} \quad i = \text{Instruction.}$$

Let CPI_i be the number of cycles required for the instruction type i and I_i be the number of executed instructions of type i for a given program. Then we can calculate an overall (average) CPI as follows:

$$\text{CPI} = \frac{\sum_i^n (\text{CPI}_i \times I_i)}{\text{Ic}}$$

The processor time T needed to execute a given program can be expressed as $T = \text{Ic} \times \text{CPI} \times T$ (where $T = 1/f$, and Ic = instruction count).

A common measure of performance for a processor is the rate at which instructions are executed, expressed as millions of instructions per second (MIPS), referred to as the MIPS rate. We can express the MIPS rate in terms of the clock rate and CPI as follows:

$$\text{MIPS rate} = \frac{\text{Ic}}{T \times 10^6} = \frac{f}{\text{CPI} \times 10^6} \text{ MIPS}$$