# DIGITAL ELECTRONICS

# COMPLETE DIGITAL ELECTRONICS

IN 2 HOURS

GATE CRASH COURSE



# ABOUT ME



- Cleared Gate Multiple times with double Digit Rank
  (AIR 23, AIR 26)
- Qualified ISRO Exam
- Mentored More then 1 Lakhs+ Students (Offline & Online)
- ➤ More then 250+ Motivational Seminar in various Engineering College including NITs & Some of IITs



Chandan Jha







मंजिल यूँ ही नही मिलती राही को जुनून सा दिल में जगाना पड़ता है, पूछा चिड़िया से कि घोसला कैसे बनता है वो बोली कि तिनका तिनका उठाना पड़ता है..














#### **NOT GATE**








Basic memory element Bistable Multiribrator



$$\int f = \frac{51/1 \times 669}{1}$$

Astable Multivibrator Square wave generato.

clock gen. free Runing Ckt Ring oscillator










# AND GATE



Bubbled NOR = AND

Commutative Associative Law


A	B	14
0	0	0
0 <	1	0
T	0	0
1	1	1







# OR GATE










# NAND GATE




Associative Law X







# **NOR GATE**



Commutative Law X
Associative Law X

MAND A·B

NOR

A+B

Universal A+B
Logic A+B

A.B.
MUX
DecodertoR








#### **XOR GATE**



$$\longrightarrow (\bar{A} + \bar{B}) (A + B)$$

$$O = A \oplus A$$

$$A = I \oplus A$$



$$A \oplus B = \overline{A} \oplus \overline{B} = \overline{A} \oplus \overline{B} = A \oplus \overline{B}$$







#### **XNOR GATE**

$$\overline{AB}+BB$$

$$(\overline{A}+B)(A+\overline{B})$$

$$AOA = 1$$
 $AO1 = A$ 
 $AOA = 0$ 
 $AO0 = \overline{A}$ 

$$AOB = \overline{A} \oplus B = A \oplus \overline{B} = \overline{A \oplus B} = \overline{A} \odot \overline{B}$$

$$\overline{ABB} = ABB$$

$$(hOB)OC = HBBC$$



#### **BOOLEAN ALGEBRA**





#### THEOREM

- Q Distribution Theorem A+BC = (A+B)(A+C)
- O Consensus Theorem  $AB + \overline{A}C + BC = AB + \overline{A}C$
- O Transpose Theorem  $(A+B)(\bar{A}+C) = AC+\bar{A}B$



#### K MAP





> Gray code.

Rule of minimization

# CJ\_BABA\_RULE

Terms will minimize

Kam se kam group banana hai and Bade se bada group banana hai.

7 Variables minimize.

Variable Reduce

> cyclic code unity haming distance code. Reflecting code.

n' Variable. 2x group

how many variables are present in that term







#### COMPARATOR

# <sup>Q</sup> "n" bit Comparator

Total combination = 2 an

Equal combination = 2 n

Unequal combination = 2 an 2n

Chreater = Less = 2 an 2n

2.

# seminimized.



$$A>B \Rightarrow A_1B_1 + (A_1OB_1) A_0 B_0$$

$$A < B \Rightarrow \overline{A_1}B_1 + (A_1 \otimes B_1) \overline{A_0} B_0$$

$$A = B \Rightarrow (A \cup B) \cdot (A \circ B \circ)$$








### MULTIPLEXER



AND-OR Logic



N 26/64 line







#### MULTIPLXER

Designing of Higher Order Mux

$$\frac{16}{4} + \frac{4}{4}$$
  
 $4 \times 1 - (5)$ 
  
 $4 \times 1 - (5)$ 
  
 $4 \times 1 - (5)$ 

MUX as Universal Logic AND > One 2X1 MUX





Minimization

Cascading of MUX

Implementation of Function

Delay in MUX














# DECODER

-> A circuit which convert binary into any other code.



♀ 3 × 8 Decoder














#### 2 X 4 DECODER















# Q. The Boolean expression f(a, b, c) in its canonical form for the decoder circuit shown below is-








# A logic circuit consist of two 2 × 4 decoders as shown in the figure. The output of decoder are as follow:



```
D0 = 1 when A0 = 0, A1 = 0
```

The value of f(x, y, z) is










# **HALF ADDER**









#### **FULL ADDER**

Sum = 
$$A \oplus B \oplus C$$
  
 $Carry = \sum m(3,5,6,7)$   
 $= AB + BR + AC$   
 $= (A \oplus B)(+AB)$ 







# HALF SUBTRACTOR


1	0
- 1	- 1
00	1 1

M	В	Dilt	Borral
0	0	0	0
0	1	1	7
1	0	1	0
1	-1	0	Ò

$$Billerence = AB + AB = ABB$$

$$Borrow = AB$$

$$B$$









18 E

#### FULL SUBTRACTOR



ľ	LL SUBTRACTOR				
	A	B)	_C	(Diff)	BOTTOW.
	0	0	Ò		
	0	0	))		







#### PARALLEL ADDER

Case (1) Tsum, Tcarry

T = (n-1) Tcarry + Max {Tsum, Tcarry}

Case(2) XOR/AND/OR


T= (n-1) { TAND+ TORG+ TBUM


Case(3) When input to the parallel adder is given.

Figure I show a 4-bits ripple carry adder realized using full adders and Figure II shows the circuit of a full-adder (FA). The propagation delay of the XOR, AND and OR gates in Figure II are 20 ns, 15 ns and 10 ns respectively. Assume all the inputs to the 4-bit adder are initially reset to 0.

At t=0, the inputs to the 4-bit adder are changed to X3X2X1X0 = 1100, Y3Y2Y1Y0 = 0100, And Z0 = 1

The output of the ripple carry adder will be stable at t (in ns) =









# 4 bit Parallel Adder











# 4 bit Parallel Adder









#### SEQUENTIAL CIRCUIT





#### **FLIP FLOP**

O Circuit Diagram

O Truth Table


O Characteristic Table

Oharacteristic Equation

Excitation Table

State Biagram

SR- hatch.




S	R	B
0	0	9
0	1	0
1	0	1
<i>[ ]</i> .	1	+








# **SR FLIP FLOP**





$Q_{N}$	Qn+1	S	R
0	0	0	X
0	Į	)	9
J	0	0	1
7	J	X	9
		l	l







#### JK FLIP FLOP







# D FLIP FLOP

$$Q_{n+1} = Q$$

Qn	Bnti	20
0	0	0
O	1	1
1	0	0
1	1	1



# COMBINATIONAL CIRCUIT





## T FLIP FLOP

+	gn+1
0	92
1	0 r

9n	Qn+1	7.
0	0	0
9	J	]
1 -	0	1
1	1	Ò




### SEQUENTIAL CIRCUIT





### **DESIGNING OF FLIP FLOP**

- Write the characteristic Table of Desired Flip Flop
- O Write the excitation of Available Flip Flop
- Write the Logical Expression
- O Minimization



Hardware Implementation








## **SYNCHRNOUS COUNTER**

## **ASYNCHRNOUS COUNTER**









## **ASYNCHRNOUS COUNTER**

$$(fcrk) \leq \frac{\nu \cdot c^{6}qtt}{7}$$









**ASYNCHRNOUS COUNTER** 

ER.CJHA@GMAIL.COM. GHATE/ESE by CJ Sir.












## SYNCHRNOUS COUNTER


Ring counter



Johnson counter

h' bit MOD= an











#### SYNCHRNOUS COUNTER

Resigning =

Step 1 write the present and next state. step 2. Write the exictiation table.

Step3. Logical expression.

step4. Minimization.

Steps. Hardware Implementation.

Series

Parallel



#### NUMBER SYSTEM





#### **BASE CONVERSION**



Any Base to Decimal Conversion

$$\left(a_2 a_1 a_0 \cdot a_1 a_{-2}\right)_{\epsilon} = \left(0\right)_{0}$$

$$\left[ a_{5} x_{5} + a_{1} x_{1} + a_{9} x_{6} + a_{-1} x_{1} + a_{-5} x_{2} \right]^{3}$$





#### **NUMBER SYSTEM**





## **BASE CONVERSION**



# Decimal to Any Other Base Conversion

$$\left(\alpha_{2}\alpha_{1}\alpha_{0}\cdot\alpha_{-1}\alpha_{-2}\right)_{0}=\left(\qquad\right)_{0}$$

$$0.\overline{d}^{1}0^{-5}XX =$$



#### **NUMBER SYSTEM**





#### **MAGNITUDE REPRESENTATION**

$$\sqrt{\frac{1's}{1's}} \xrightarrow{\text{Range}} - \left[2^{n-1}\right] + 0 + \left[2^{n-1}\right]$$

$$\sqrt{2's}$$
 Ronge  $\rightarrow -[2^{n-1}]$  to  $[2^{n-1}-1]$ 

9 77700700

2's complement

= Recimal?

Look ahead carry Carry block  $\begin{cases} no. of AND = \frac{n(n+1)}{2}. \\ no. of oR = n. \end{cases}$ 

Propagation Relay Only in carry Block Complete.
4 Cpd

