

## **Basics**

- **Electrical engineering** is a professional engineering discipline that generally deals with the study and application of electricity, electronics and electromagnetism.
- **Electronic engineering** is an electrical engineering discipline where we work on low voltage devices (such as semiconductor devices, especially transistor, diodes and integrated circuits) to design electronic circuits, VLSI devices and systems.
- Electronic systems are generally of two types –
  - **Analog system** in an analog representation, a continuous value is used to denote the information. Analog signal is defined as any physical quantity which varies continuously with respect to time. e.g. amplifier, cro, ecg. Watch, radio.
  - **Digital system** – the information is denoted by a finite sequence of discrete value or digits. Digital signal is defined as any physical quantity having discrete values. E.g. digital watch, calculator, bp machine, thermometer etc.
- **Advantage of Digital system:** -
  - Digital system are easy to design because they do not require sound engineering and mathematical knowledge, uses only switching circuit.
  - Storage for long time and processing of information is easy
  - They provide better accuracy and precision compared to analog devices
  - Digital devices are less affected by noise, sound, electric or magnetic field etc.
  - Better modularity and easy fabrication. It means the of digital devices are very small compared to analog devices. E.g. integrated circuits.
  - Less cost.
- **Disadvantage of Digital system:** -
  - Only analog signal is available in the real world, so an extra hardware is required to convert this analog signal to digital signal by using analog to digital converter.
- **Conclusion:** -
  - Digital systems have such a prominent role in everyday life that we refer to the present technological period as digital age.
  - Digital system are used in communication, business, transactions, traffic control, space guidance, medical treatment, weather forecasting, the internet, and many other commercial, industrial and scientific enterprises.
- **Note:** - early digital computers were used for numeric computation. The discrete elements were the digits, from this application, the term digital computer emerged.

## Digital System

- The signal in most present day electronic digital system uses just two discrete values and are therefore said to be binary.
- George boole introduced the concept of binary number system in the studies of the mathematical theory of logic in 1854, and developed its algebra known as Boolean algebra. These logic concepts have been adapted for the design of digital hardware since 1938 Claude Shannon (father of information theory), organized and systematized Boole's work.
- Digital systems have such a prominent role in everyday life that we refer to the present technological period as the digital age.
- Digital systems are used in communication, business transactions, traffic control, spacecraft guidance, medical treatment, weather monitoring, the Internet, and many other commercial, industrial, and scientific enterprises.
- The general-purpose digital computer is the best-known example of a digital system.
- Digital systems have two logic levels
  - The lower voltage level is called a logic low or logic 0 (0-1 volt), which represent digit 0.
  - The higher voltage level is called a logic high or logic 1 (3.5-5v), which represent digit 1.

## Digital system designing

- Let's try an example of designing a digital device, using this example, we will understand step by step process to design a digital system starting from problem statement.

**Q** Design a digital system for a car manufacturing company, where we want to design a warning signal for a car, there are three inputs, lights of the car(L), day or night(D), ignition (on/off).?

Solution

- Understand the problem- here we will understand the definition of the problem
- Design the truth table –

Light	Day	Engine	Warning
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

- Write the Boolean expression –
  - $W(L, D, E) = \sum_m (1, 4, 6, 7)$
  - $W(L, D, E) = \prod_M (0, 2, 3, 5)$
  - $W = a'b'c + ab'c' + abc' + abc$
- Minimize Boolean expression –
  - $W = ac' + ab + a'b'c$
- Implement the expression using logic gates, draw the implementation using logic gates

## Boolean algebra

- In mathematics and mathematical logic, Boolean algebra is the branch of algebra in which the values of the variables are the truth values true and false, usually denoted 1 and 0 respectively.
- Instead of elementary algebra where the values of the variables are numbers, and the prime operations are addition and multiplication. The main operations of Boolean algebra are
  - The conjunction and denoted as  $\wedge$
  - The disjunction or denoted as  $\vee$
  - The negation not denoted as  $\neg$
- It is thus a formalism for describing logical relations. Boolean algebra was introduced by George Boole in his first book *The Mathematical Analysis of Logic* (1847), and set forth more fully in his *An Investigation of the Laws of Thought* (1854).
- In the 1930s, while studying switching circuits, Claude Shannon observed that one could also apply the rules of Boole's algebra in this setting, and he introduced switching algebra as a way to analyze and design circuits by algebraic means in terms of logic gates.
- Shannon already had at his disposal the Boolean algebra, thus he cast his switching algebra as the two-element Boolean algebra. Efficient implementation of Boolean functions is a fundamental problem in the design of combinational logic circuits.
- Boolean constants are denoted by 0 or 1. Boolean variables are quantities that can take different values at different times. They may represent input, output or intermediate signals.
- Here we can have n number of variables usually written as a, b, c.... (lower case) and it satisfy all Boolean laws, which will be discussed later.

## Boolean Algebra Laws

- **Idempotent Law**

- $a \cdot a = a$
  - $a + a = a$

- **Associative law**

- $a \cdot (b \cdot c) = (a \cdot b) \cdot c$
  - $a + (b + c) = (a + b) + c$

- **Commutative law**

- $a \cdot b = b \cdot a$
  - $a + b = b + a$

- **Distributive law**

- $a \cdot (b + c) = a \cdot b + a \cdot c$
  - $a + (b \cdot c) = (a + b) \cdot (a + c)$

- **De-Morgan law**

- $(a + b)' = a' \cdot b'$
  - $(a \cdot b)' = a' + b'$

- **Identity law**

- $a + 0 = a$
  - $a \cdot 0 = 0$
  - $a + 1 = 1$
  - $a \cdot 1 = a$

- **Complementation law**

- $0' = 1$
  - $1' = 0$
  - $a \cdot a' = 0$
  - $a + a' = 1$

- **Involution law**

- $(a')' = a$

**Q** The idempotent law in Boolean algebra says that: (NET-JUNE-2008)

**(A)**  $\sim(\sim x) = x$

**(B)**  $x + x = x$

**(C)**  $x + xy = x$

**(D)**  $x(x + y) = x$

**Ans: b**

**Q**  $A \vee A = A$  is called: (NET-DEC-2004)

**(A)** Identity law

**(C)** Idempotent law

**Ans. C**

**(B)** De Morgan's law

**(D)** Complement law


## Logic gate

- In electronics, a logic gate is a physical device implementing a Boolean function
- Logic gate performs a logical operation on one or more binary inputs signals and produces a single binary output signal.
- Logic gates are primarily implemented using diodes or transistors acting as electronic switches, but can also be constructed using vacuum tubes, electromagnetic relays (relay logic), fluidic logic, pneumatic logic, optics, molecules, or even mechanical elements.
- Logic gate is the basic building block from which many kinds of logic circuits can be constructed.


Sanchit Jain

## Not Gate

- It represents not logical operator is also known as inverter, it is a unary operator, which simply complement the input.




Truth Table	
Input	Output
X	$Y = X'$
0	1
1	0



Circuit Globe

## OR Gate

- It is a digital logic gate, that implements logical disjunction. The output will be high if at least one of the input lines is high. In another sense, the function of OR effectively finds the maximum between two binary digits.




Truth Table		
Input		Output
A	B	$Y = A + B$
0	0	0
0	1	1
1	0	1
1	1	1

- OR gate satisfy all the 3 rules idempotent, associative, and commutative.
  - **Idempotent Law**
    - $a + a = a$
  - **Associative law**
    - $a + (b + c) = (a + b) + c$
  - **Commutative law**
    - $a + b = b + a$

## And Gate

- Is a digital logic gate, that implements logical conjunction. Output will be high if and only if all input are high otherwise zero. In another sense, the function of OR effectively finds the minimum between two binary digits.




Truth Table		
Input		Output
A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1

- Or gate satisfy all the 3 rules idempotent, associative, and commutative.
  - **Idempotent Law**
    - $a \cdot a = a$
  - **Associative law**
    - $a \cdot (b \cdot c) = (a \cdot b) \cdot c$
  - **Commutative law**
    - $a \cdot b = b \cdot a$

## Nor gate

- Is a digital logic gate. the output will be high if and only if all inputs are low. Or simply an or gate followed by an inverter.
- NOR gate is also called universal gate because it can be used to implement any other logic gate. We will cover this property extensively in the next chapter.




Truth Table		
Input		Output
A	B	$Y = (A + B)'$
0	0	1
0	1	0
1	0	0
1	1	0

- NOR with same gives complement  $\rightarrow (a + a)' = a'$
- NOR with zero gives complement  $\rightarrow (a + 0)' = a'$
- NOR with complement gives zero  $\rightarrow (a + a')' = 0$
- NOR with one gives zero  $\rightarrow (a + 1)' = 0$
- NOR does not satisfy idempotent and associative law
  - $(a + a)' \neq a$
  - $((a + b)' + c)' \neq (a + (b + c))'$
- It satisfies commutative law.
  - $(a + b)' = (b + a)'$

## NAND Gate

- Is a digital logic gate. the output will be low if and only if all inputs are high. Or simply an and gate followed by an inverter.
- NAND gate is also called universal gate because it can be used to implement any other logic gate. We will cover this property extensively in the next chapter.




Truth Table		
Input		Output
A	B	$Y = (A \cdot B)'$
0	0	1
0	1	1
1	0	1
1	1	0

- NAND with ZERO give ONE  $\rightarrow (a \cdot 0)' = 1$
- NAND with COMPLEMENT give ONE  $\rightarrow (a \cdot a')' = 1$
- NAND with SAME give COMPLEMENT  $\rightarrow (a \cdot 1)' = a'$
- NAND with ONE give COMPLEMENT  $\rightarrow (a \cdot a)' = a'$
- NOR does not satisfy idempotent and associative law
  - $(a \cdot a)' \neq a$
  - $((a \cdot b)' \cdot c)' \neq (a \cdot (b \cdot c))'$
- It satisfies commutative law
  - $(a \cdot b)' = (b \cdot a)'$

## EX-OR


- The XOR gate is a digital logic gate that gives a true (1 or HIGH) output when the number of high inputs are odd.
- For two inputs, output will be high if and only if both the input values are different,  $a \oplus b = a' \cdot b + a \cdot b'$



Truth Table		
Input		Output
A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

- EX-OR with ZERO give SAME  $\rightarrow (a \oplus 0) = a$
- EX-OR with ONE give COMPLEMENT  $\rightarrow (a \oplus 1) = a'$
- EX-OR with SAME give ZERO  $\rightarrow (a \oplus a) = 0$
- EX-OR with COMPLEMENT give ONE  $\rightarrow (a \oplus a') = 1$
- EX-OR does not satisfy idempotent
  - $(a \oplus a) \neq a$
- It satisfies associative and commutative law.
  - $((a \oplus b) \oplus c) = (a \oplus (b \oplus c))$

- $(a \oplus b) = (b \oplus a)$
- The XOR gate is a digital logic gate that gives High as output when the number of inputs High are odd.



A	B	C	$a \oplus b \oplus c$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Q An example of a connective which is not associative is: (NET-DEC-2004)

(A) AND

(B) OR

(C) EX-OR

(D) NAND

Ans. D

Q The binary operator # is defined by the following truth table. (GATE-2015) (1 Marks)

p	q	P # q
0	0	0
0	1	1
1	0	1
1	1	0

Which of the following is true about the binary operator #?

- a) Both commutative and associative
- b) Commutative but not associative
- c) Not commutative but associative
- d) Neither commutative nor associative

Answer: (A)

Q Which of the following logic expressions is incorrect? (NET-JULY-2016)

- a)  $1 \oplus 0 = 1$
- b)  $1 \oplus 1 \oplus 1 = 1$
- c)  $1 \oplus 1 \oplus 0 = 1$
- d)  $1 \oplus 1 = 0$

Ans: c

Q  $A \oplus P \oplus A \oplus P \oplus B \oplus P \oplus B \oplus P \oplus B$ ?

Ans: B

Q Let  $\oplus$  denote the Exclusive OR (XOR) operation. Let '1' and '0' denote the binary constants. Consider the following Boolean expression for F over two variables P and Q.

$$F(P, Q) = ((1 \oplus P) \oplus (P \oplus Q)) \oplus ((P \oplus Q) \times (Q \oplus 0))$$

The equivalent expression for F is (GATE-2014) (2 Marks)

- (A)  $P + Q$
- (B)  $(P + Q)'$
- (C)  $P \oplus Q$
- (D)  $(P \oplus Q)'$

Answer: (D)


Q Which one of the following is NOT a valid identity? (GATE-2019) (2 Marks)

- (A)  $(x \oplus y) \oplus z = x \oplus (y \oplus z)$
- (B)  $(x + y) \oplus z = x \oplus (y + z)$
- (C)  $x \oplus y = x + y$ , if  $xy = 0$
- (D)  $x \oplus y = (xy + x'y)'$

Answer: (B)

## EX-NOR

- The X-NOR gate is a digital logic gate that gives a true (1 or HIGH) output when the number of low inputs are even.
- For two input, output will be high if and only if both the input values are different,  $a \odot b = a' \cdot b' + a \cdot b$




A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

$$Y = (\overline{A \oplus B}) = (A \cdot B + \overline{A} \cdot \overline{B})$$

- EX-NOR with ZERO give COMPLEMENT  $\rightarrow (a \odot 0) = a'$
- EX-NOR with ONE give SAME  $\rightarrow (a \odot 1) = a$
- EX-NOR with SAME give ONE  $\rightarrow (a \odot a) = 1$
- EX-NOR with COMPLEMENT give ZERO  $\rightarrow (a \odot a') = 0$

- EX-NOR does not satisfy idempotent
  - $(a \odot a) \neq a$
- it satisfies associative and commutative law.
  - $((a \odot b) \odot c) = (a \odot (b \odot c))$
  - $(a \odot b) = (b \odot a)$

- The EX-NOR gate is a digital logic gate that gives output High when the number of inputs low are even.



A	B	C	$a \odot b \odot c$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

**Q** Consider the Boolean operator with the following properties: (GATE-2016) (1 Marks)

$$x \# 0 = x,$$

$$x \# 1 = x',$$

$$x \# x = 0$$

$$\text{and } x \# x' = 1$$

Then  $x \# y$  is equivalent to

a)  $xy' + x'y$

b)  $xy' + x'y'$

c)  $x'y + xy$

d)  $xy + x'y'$

**Answer:** -(A)

**Q** A Boolean operator  $s$  is defined as follows:

$$1 s 1 = 1, 1 s 0 = 0, 0 s 1 = 0 \text{ and } 0 s 0 = 1$$

What will be the truth value of the expression  $(x s y) s z = x s (y s z)$ ? (NET-DEC-2013)

(A) Always false

(B) Always true

(C) Sometimes true



(D) True when  $x, y, z$  are all true

Ans: b

## Relations or EXOR and EXNOR

- $a \oplus b = a' \odot b = a \odot b' = (a \odot b)' = (a' \odot b')' = a' \oplus b' = (a' \oplus b)' = (a \oplus b)'$
- $a \odot b = a' \oplus b = a \oplus b' = (a \oplus b)' = (a' \oplus b')' = a' \odot b' = (a' \odot b)' = (a \odot b)'$

**Q** Which one of the following circuits is NOT equivalent to a 2-input XNOR (exclusive NOR) gate? (GATE-2011) (1 Marks)



**Answer:** (D)

**Q** Which one of the following expressions does NOT represent exclusive NOR of x and y? (GATE-2013) (1 Marks)

- (A)  $xy + x'y'$   
(C)  $x' \wedge y$  where  $\wedge$  is XOR

- (B)  $x \wedge y'$  where  $\wedge$  is XOR  
(D)  $x' \wedge y'$  where  $\wedge$  is XOR

**Answer:** (D)

**Q** Define the connective \* for the Boolean variables X and Y as:  $X * Y = XY + X' Y'$ . Let  $Z = X * Y$ . (GATE-2007) (2 Marks)

Consider the following expressions P, Q and R.

P:  $X = Y * Z$

Q:  $Y = X * Z$

R:  $X * Y * Z = 1$

Which of the following is TRUE?

- (A) Only P and Q are valid

- (B) Only Q and R are valid.

(C) Only P and R are valid.

(D) All P, Q, R are valid.

Answer: (D)

Q Let  $\oplus$  and  $\odot$  denote the Exclusive OR and Exclusive NOR operations, respectively.

Which one of the following is NOT CORRECT? (GATE-2018) (2 Marks)

(A)  $(P \oplus Q)' = P \odot Q$

(B)  $\bar{P} \oplus Q = P \odot Q$

(C)  $\bar{P} \oplus \bar{Q} = P \oplus Q$

(D)  $(P \oplus \bar{P}) \oplus Q = (P \odot \bar{P}) \odot \bar{Q}$

Answer: (D)

Q The simultaneous equations on the Boolean variables x, y, z and w,

$$x + y + z = 1$$

$$xy = 0$$

$$xz + w = 1$$

$$xy + z'w' = 0$$

have the following solution for x, y, z and w, respectively. (GATE-2000) (2 Marks)

(A) 0 1 0 0

(B) 1 1 0 1

(C) 1 0 1 1

(D) 1 0 0 0

Answer: (C)

Q Consider the following sequence of instructions: (NET-DEC-2005)

$a = a \oplus b$ ,  $b = a \oplus b$ ,  $a = b \oplus a$ . This sequence

(A) retains the value of the a and b

(B) complements the value of a and b

(C) swap a and b

(D) negates values of a and b

Ans: a

A	B	C	$a \oplus b \oplus c$	$a \odot b \odot c$
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

- Ex-or and ex-nor gate behaves as a complement of each other if the number of input variable is even.
- Ex-or and ex-nor gate behave same if no of input variables are odd.

Q If  $A \oplus B = C$ , then: (NET-JUNE-2007)

(A)  $A \oplus C = B$

(B)  $B \oplus C = A$

(C)  $A \oplus B \oplus C = 1$

(D)  $A \oplus B \oplus C = 0$

Ans: a, b, d

Q Which one of the following expressions does NOT represent exclusive NOR of x and y? (GATE-2013) (1 Marks)

a)  $xy + x'y'$

b)  $x \oplus y'$

c)  $x' \oplus y$

d)  $x' \oplus y'$

Answer: (D)

Q Let,  $X_1 \oplus X_2 \oplus X_3 \oplus X_4 = 0$  where  $X_1, X_2, X_3, X_4$  are Boolean variables, and  $\oplus$  is the XOR operator. Which one of the following must always be TRUE? (GATE-2016) (2 Marks)

a)  $X_1X_2X_3X_4 = 0$

b)  $X_1X_3+X_2 = 0$

c)  $X'_1 \oplus X'_3 = X'_2 \oplus X'_4$

d)  $X_1 + X_2 + X_3 + X_4 = 0$

Answer: -(C)

## Boolean Expressions

- Boolean expressions are the method using which we save the information about the Boolean function, that when we get value 1 and when we get value 0 as output. So, we convert the truth table of the function into an expression, reading which we can understand where the output is 1 and when it is zero.
- There are two popular approaches for writing these expressions.
  - Sum of Product (SOP) (which remember when we get 1)
  - Product of Sum (POS) (which remember when we get 0)
- Make a note of this as we are studying Boolean function remembering both 0 and 1 is not required, so we can either concentrate on 0 or 1.
- Power of SOP and POS bother are same, i.e. any Boolean functions can be represented using both SOP and POS.
- Mathematically speaking we should choose (0 or 1), whatever is less in number because then it will be easy to represent.

**Q** The truth table represents the Boolean function (GATE-2012) (1 Marks)

X	Y	F (X, Y)
0	0	0
0	1	0
1	0	1
1	1	1

(A) X

**Answer:** (A)

(B)  $X+Y$

(C)  $X \oplus Y$

(D) Y

## SOP (sum of product)

- A sum of product form expression contains product terms (AND terms) which are sum (OR) together, that's why called sum of product.
- Each product terms (AND terms) consists of one or more literals (variables) appearing either in complements or uncomplemented form. E.g.  $a'b + b'c' + ac$
- A product term which contains all the literals (variables) either in complemented or uncomplemented form is called minterm. In a n variable function, there will be  $2^n$  minterms.

Binary Representation	Sequence	Minterm Designation	
000	0	$a'b'c'$	$m_0$
001	1	$a'b'c$	$m_1$
010	2	$a'bc'$	$m_2$
011	3	$a'bc$	$m_3$
100	4	$ab'c'$	$m_4$
101	5	$ab'c$	$m_5$
110	6	$abc'$	$m_6$
111	7	$Abc$	$m_7$

- The result of a product term must always be 1, If a literal is having value 1 then it is ok, but if not, then we complement those which is 0, it to make it 1.
- There is only 1 input sequence of variables for any minterm on which the output is 1, so it represents information.
- Then the sum of all product term(minterm) to from a function, and functions will have value 1, if at least of the product term(minterm) is 1.

**Q** Consider a function and find no of minterms  $F(a, b, c) = a + a'b + abc + bc'$ ?

## Canonical logic forms

- Either in POS or SOP form it is not essential that all product or sum terms contains all the literals.
- **Canonical SOP form:** - In a sum of product form expression, if each AND term (product term) consists all the literals(variables) appearing either in complements or uncomplemented form. E.g.  $a'bc + ab'c' + abc$ . Then the form is said to be canonical SOP.

**Q** The minterm expansion of  $f(P, Q, R) = PQ + QR' + PR'$  is (GATE-2010) (2 Marks)

(A)  $m_2 + m_4 + m_6 + m_7$

(C)  $m_0 + m_1 + m_6 + m_7$

Answer: (A)

(B)  $m_0 + m_1 + m_3 + m_5$

(D)  $m_2 + m_3 + m_4 + m_5$

## POS (Product of Sum)

- A product of sum (POS) form of expression contains OR (sum) terms which are AND (product) together, that's why called product of sum expression.
- Each OR term (sum term) consists of one or more literals(variables) appearing either in complemented or uncomplemented form.  $(a' + b)$ .  $(b' + c')$ .  $(a + c)$
- A OR (sum) term which contains all the literals(variables) either in complemented or uncomplemented form is called maxterm. In a n variable function, there will be  $2^n$  maxterms.

Binary Representation	Sequence	Maxterm	Designation
000	0	$a + b + c$	$M_0$
001	1	$a + b + c'$	$M_1$
010	2	$a + b' + c$	$M_2$
011	3	$a + b' + c'$	$M_3$
100	4	$a' + b + c$	$M_4$
101	5	$a' + b + c'$	$M_5$
110	6	$a' + b' + c$	$M_6$
111	7	$a' + b' + c'$	$M_7$

- The result of the OR (sum) term must be 0, so If a variable is having value 0 then it is ok, but if not then we complement the variable it to make it 0.
- There is only 1 input sequence for which the output of a Maxterm is 0. Because, it requires all values as zero.
- Then the product of all sum term (maxterm), from a function, and functions will have a value 0, if any of the sum term(maxterm) is 0.

## Canonical logic forms

- **Canonical POS form:** - In a product of sum form expression, if each OR term (sum term) consists all the literals(variables) appearing either in complements or uncomplemented form. E.g.  $(a' + b + c)$ .  $(a + b' + c')$ .  $(a + b + c)$ . Then the form is said to be Canonical POS form.

**Q** Given the function  $F = P' + QR$ , where  $F$  is a function in three Boolean variables  $P$ ,  $Q$  and  $R$  and  $P' = !P$ , consider the following statements. (GATE-2015) (2 Marks)

**S1:**  $F = \Sigma (4, 5, 6)$

**S2:**  $F = \Sigma (0, 1, 2, 3, 7)$

**S3:**  $F = \Pi (4, 5, 6)$

**S4:**  $F = \Pi (0, 1, 2, 3, 7)$

Which of the following is true?

**(A)** S1-False, S2-True, S3-True, S4-False

**(C)** S1-False, S2-False, S3-True, S4-True

**(B)** S1-True, S2-False, S3-False, S4-True

**(D)** S1-True, S2-True, S3-False, S4-False

Answer: (A)

## No of functions possible

**Q** With n-Boolean variables how many different Boolean functions are possible?

Solution: with n binary variable we can generate  $2^n$  combinations. And as we know that a Boolean function can also have only 2 possible values either 0 or 1, so total number of different functions possible will be  $2^{(2^n)}$ .

Similarly, we can generalize this idea as  $x^y$  are the total number of functions possible, x is the nature of the function, y is the nature of the variable and z is the number of variables.

**Q** What is the maximum number of different Boolean functions involving n Boolean variables? (GATE-2007) (1 Marks)

- a)  $n^2$
- b)  $2^n$

- c)  $2^{2^n}$

- d)  $2^{n^2}$

**Answer:** - (C)

**Q** How many different Boolean functions of degree 4 are there? (NET-JUNE-2013)

- (A)  $2^4$

- (B)  $2^8$

- (C)  $2^{12}$

- (D)  $2^{16}$

**Ans:** d

## Complementation

- Let us consider a function  $f(a, b, c, d, \dots, 0, 1, +, \cdot)$ , then the complement of the function is defined as  $f'(a', b', c', \dots, z', 1, 0, +, .)$ . i.e. When all the variables are replaced by their compliments,  $0 \rightarrow 1, 1 \rightarrow 0$ , or  $\rightarrow$ and, and  $\rightarrow$ or, then we will be called them compliment of a function.

OR	NOR
AND	NAND
EX-OR	EX-NOR

- We can directly put a bar over the entire Boolean expression to find complement of the function.
- We can also directly deal in minterms and maxterm to write complement function.

## Duality

- Let us consider a function  $f(a, b, c, d, \dots, z, 0, 1, +, \cdot)$ , then the dual of the function is defined as  $f^d(a, b, c, \dots, z, 0, 1, \cdot, +)$ .
  - When the nature of variable remains same but  $0 \rightarrow 1$ ,  $1 \rightarrow 0$ , or  $\rightarrow$  and, and  $\rightarrow$  or, then they are called dual functions.
  - When we take dual of a function, then the functionality of a function remains the same but a positive logic system is transformed to negative logic system.
  - If a function works correctly in positive logic system, then it must also work correctly in negative logic system as it does not depend on magnitude.

OR	AND
NOR	NAND
EX-OR	EX-NOR

a	b	$a + b$	$a \cdot b$
L0H	L0H	L0H	L0H
L0H	H1L	H1L	L0H
H1L	L0H	H1L	L0H
H1L	H1L	H1L	H1L

**Q** The dual of a Boolean expression is obtained by interchanging (NET-DEC-2013)

- (A) Boolean sums and Boolean products
  - (B) Boolean sums and Boolean products or interchanging 0's and 1's
  - (C) Boolean sums and Boolean products and interchanging 0's & 1's
  - (D) Interchanging 0's and 1's

**Ans: C**

**Q** The dual of the switching function  $x + yz$  is: (NET-DEC-2007) (NET-DEC-2008)

- (A)  $x + yz$       (B)  $x' + y'z'$       (C)  $x(y + z)$       (D)  $x'(y' + z')$

**Ans: c**

## **Neutral Function**

- A function  $f$  is said to be neutral if, it has equal number of minterms and maxterms.
- If there is a function  $f$  of  $n$ -variables, then  $(2^n) C (2^{n-1})$  different neutral functions are possible.
- If a function is self-dual or orthogonal, then it must be neutral, a function can never be both orthogonal and self-dual because it will imply the function is same to its compliment, which is never possible.

Sanchit Jain

## Self-Dual

A function  $f$  is said to be self-dual if both the functions and its dual are same.  $f = f^D$   
 $F(a, b, c) = ab + bc + ca$

**Q** which of the following functions are self-dual?

Ans  $f(a, b, c) = \sum_m(0, 3)$

$F(a, b, c) = \sum_m(0, 1, 6, 7)$

$F(a, b, c) = \sum_m(0, 1, 2, 4)$

$F(a, b, c) = \sum_m(3, 5, 6, 7)$

**Q** how to check weather a function is self-dual or not?

1) check whether function is neutral or not i.e. (minterm = maxterm)

2) A self-dual function does not have any mutually exclusive terms. So in every pair of mutual exclusion term, we can pick only 1 minterm.

3) for  $n$  variable functions total  $2^n$  minterms are possible, so we will have  $2^{n-1}$  pair of mutually exclusive minterms, in every pair of mutually exclusive minterms we have two choice so, For  $n$  variable function total number of  $2^{(2^{n-1})}$  self-dual functions are possible.

$0 \leftarrow \rightarrow 7$

$1 \leftarrow \rightarrow 6$

$2 \leftarrow \rightarrow 5$

$3 \leftarrow \rightarrow 4$

e.g. of Mutual exclusive min terms

**Q** The dual of a Boolean function  $F(X_1, X_2, \dots, X_n, +, *, ')$ , written as  $F^D$ , is the same expression as that of  $F$  with  $+$  and  $*$  swapped.  $F$  is said to be self-dual if  $F = F^D$ . The number of self-dual functions with  $n$  Boolean variables is. (GATE-2014) (2 Marks)

a)  $2^n$

b)  $2^{(n-1)}$

c)  $2^{(2^{142^n})}$

d)  $2^{(2^{n-1})}$

**Answer: - (D)**

**Q** How many Boolean functions of degree  $n$  are self-dual? (NET-JUNE-2014)

(A)  $2^n$

(B)  $(2)^{2n}$

(C)  $(2)^{n^2}$

(D)  $(2)^{(2^{n-1})}$

Ans: d

## Orthogonal

A function  $f$  is said to be orthogonal if the compliment and dual of the function are same.

$$f' = f^d$$

$$f(a, b, c) = a'b'c' + abc + a'bc' + ab'c$$

**Q how to check weather a function is orthogonal or not?**

- 1) check whether function is neutral or not i.e. (minterm = maxterm)
- 2) we can choose any pair of mutual exclusive terms, but the minterms and its complement, both must be present.
- 3) If there is a function  $f$  of  $n$ -variables, then  $(2^{n-1})C(2^{n-2})$  different orthogonal functions are possible.

## Simplification of Boolean expression

After deriving a Boolean expression from the truth table next important step is to minimise it, so that the cost of implementation into hardware can be reduced. There are following methods for simplifying a Boolean expression

- 1) Using Karnaugh-map
- 2) Using Algebraic method (Boolean Laws)
- 3) Quine McCluskey or tabulation method

### Karnaugh Map

- **Problem with other methods:** - The algebraic procedure using Boolean laws and rules for minimising Boolean expression becomes difficult when a function becomes complex, because we have to identify where is the scope of minimization based on some Boolean laws and It is difficult to understand where we reach saturation point or not.
- **Solution:** - Karnaugh map is one of the most extensively used tool, it is a graphical representation, represents truth table by pictorial form, provides a systematic method for simplifying or minimizing a Boolean expression.
- For a n-variable k-map, there will be  $2^n$  cells addressed by a gray code. Each cell corresponds to one minterm or maxterm.

### SOP K-Map

ab cd	a'b' 00	a'b 01	ab 11	ab' 10
c'd' 00				
c'd 01				
cd 11				
cd' 10				

- Boolean expression in the SOP form can be plotted on the Karnaugh map by placing 1 in each cell corresponding to a term (minterm) in the sum of product expression.

	$ab$	$a+b$	$a+b'$	$a'+b'$	$a'+b$
$cd$	$00$	$01$		$11$	$10$
$c+d$	$00$				
$c+d'$	$01$				
$c'+d'$	$11$				
$c'+d$	$10$				

- Boolean expression in the POS form can be plotted on the Karnaugh map by placing 0 in each cell corresponding to a term (maxterm) in the product of sum expression.
- Rules of grouping: -
  1. Every minterm or maxterm must be covered
  2. Implicant must have contiguous Cells
  3. Implicant must be in horizontal or vertical fashion(circular)
  4. Number of cells in a group must be in power of 2
  5. Can also take don't care if it helps in creating the larger groups, otherwise don't care.
  6. Will consider new implicant if it is covering some new minterm.

## Don't care condition: -

- Don't care cases are those cases which can never occur logically in that function. It is not essential to cover don't care conditions, but if don't care are helping to generate bigger prime implicants, then we can use them.

	ab	a'b'	a'b	ab	ab'
cd		00	01	11	10
c'd' 00				1	
c'd 01	D	D	1	D	
cd 11		1	1		
cd' 10		1	1		

	ab	a'b'	a'b	ab	ab'
cd		00	01	11	10
c'd' 00				D	
c'd 01	1	1	1	D	
cd 11				D	1
cd' 10				1	D

- **Implicants:** - Collection of adjacent minterms are called implicants (Horizontal or Vertical).
- **Prime Implicant (PI):** - Implicant is called Prime implicant (PI) if it is not subset of any other implicant(group). (overlapping is allowed).
- We will always try to find Prime Implicant
- **Essential Prime Implicant (EPI):** -If a prime implicant (PI) have some unique minterm or maxterm which no other prime implicant covers then, it is called essential prime implicant (EPI).
- Essential prime implicant (EPI) must always be present in the minimal Boolean expression.
- If there is any EPI, then must always a member of minimal expression.
- Sometimes it is also possible to have more than one minimal Boolean expression.

**Q f (a, b, c) =  $\sum_m \{1, 2, 3, 4, 5\}$ , find minimal expression, no of pi, no of epi, no of literals are there in minimal expression, no of different minimal expression possible?**

**Q f (a, b, c, d) =  $\sum_m \{4, 5, 6, 7, 8, 9, 10, 11, 13, 14\}$ , find minimal expression, no of pi, no of epi, no of literals are there in minimal expression, no of different minimal expression possible?**

- Minimal expression = essential pi + non-essential pi (if any)

**Q** Consider the minterm list form of a Boolean function F given below.

$$F(P, Q, R, S) = \sum m(0, 2, 5, 7, 9, 11) + d(3, 8, 10, 12, 14)$$

Here, m denotes a minterm and d denotes a don't care term. The number of essential prime implicants of the function F is \_\_\_\_\_. (GATE-2018) (2 Marks)

(Answer-3)

**Q** Which are the essential prime implicants of the following Boolean function? (GATE-2004)

(1 Marks)

$$f(a, b, c) = a'c + ac' + b'c$$

(A)  $a'c$  and  $ac'$

(B)  $a'c$  and  $b'c$

(C)  $a'c$  only

(D)  $ac'$  and  $bc'$

Answer: (A)

**Q** The total number of prime implicants of the function  $f(w, x, y, z) = \sum(0, 2, 4, 5, 6, 10)$  is \_\_\_\_\_. (GATE-2015) (1 Marks)

(A) 2

(B) 3

(C) 4

(D) 5

Answer: (B)

**Q** Consider 2 functions and find how many are essential pi and how many non-essential?

ab	$a'b'$	$a'b$	$ab$	$ab'$
c	00	01	11	10
$c'$	0	1	1	
c	1		1	1

ab	$a'b'$	$a'b$	$ab$	$ab'$
cd	00	01	11	10
$c'd'$	00	1		1
$c'd$	01	1	1	
cd	11		1	1
$cd'$	10		1	1

	ab	a'b'	a'b	ab	ab'
cd	00	01	11	10	
c'd'	00	1	D	D	1
c'd	01	D			
cd	11				
cd'	10	1			D

	ab	a'b'	a'b	ab	ab'
cd	00	01	11	10	
c'd'	00			1	1
c'd	01	D			1
cd	11	D			1
cd'	10			1	1

	ab	a'b'	a'b	ab	ab'
cd	00	01	11	10	
c'd'	00	D	1		1
c'd	01		1	D	
cd	11	1	D	D	
cd'	10	D			D

	ab	a'b'	a'b	ab	ab'
cd	00	01	11	10	
c'd'	00			D	1
c'd	01			1	D
cd	11			1	D
cd'	10			1	D

	ab	a'b'	a'b	ab	ab'
cd	00	01	11	10	
c'd'	00	1	1		1
c'd	01	D			
cd	11	D			
cd'	10	1	1		D

So, if a function has k-don't care minterms then we have  $2^k$  different output functions possible.

**Q** Simplify the following using K-map:

$$F(A, B, C, D) = \Sigma (0, 1, 2, 8, 9, 12, 13)$$

$d(A, B, C, D) = \Sigma (10, 11, 14, 15)$  d stands for don't care condition. (NET-JULY-2018)

(1)  $A + B' D' + BC$

(2)  $A + B' D' + B' C'$

(3)  $A' + B' C'$

(4)  $A' + B' C' + B' D'$

Ans: b

**Q** The Boolean function with the Karnaugh map (NET-NOV-2017)

		AB				
		CD	00	01	11	10
CD	00	0	1	1	0	
	01	0	1	1	1	
	11	1	1	1	1	
	10	0	1	1	0	

(1)  $(A+C).D+B$

(2)  $(A+B).C+D$

(3)  $(A+D).C+B$

(4)  $(A+C).B+D$

Ans: a

**Q** Given  $f(w, x, y, z) = \Sigma_m (0, 1, 2, 3, 7, 8, 10) + \Sigma_d (5, 6, 11, 15)$ , where d represents the don't-care condition in Karnaugh maps. Which of the following is a minimum product-of-sums (POS) form of  $f(w, x, y, z)$ ? (GATE-2017) (2 Marks)

a)  $f = (w' + z')(x' + z)$

b)  $f = (w' + z)(x + z)$

c)  $f = (w + z)(x' + z')$

d)  $f = (w + z')(x' + z)$

**Answer: (A)**

**Q** The Karnaugh map for a Boolean function is given as (NET-AUG-2016)

	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$	$CD$
$\bar{A}\bar{B}$	0	0	0	0
$\bar{A}B$	0	0	1	0
$AB$	1	1	1	1
$A\bar{B}$	0	1	1	1

The simplified Boolean equation for the above Karnaugh Map is

- (1)** AB + CD + AB' + AD      **(2)** AB + AC + AD + BCD  
**(3)** AB + AD + BC + ACD      **(4)** AB + AC + BC + BCD

**Ans: b**

**Q** Consider the following minterm expression for F: (GATE-2014) (2 Marks)

$$F(P, Q, R, S) = \Sigma (0, 2, 5, 7, 8, 10, 13, 15)$$

The minterm 2, 7, 8, 13 are 'do not care' term. The minimum sum-of-products from for F is

- a)  $QS' + Q'S$
  - b)  $Q'S' + QS$
  - c)  $Q'R'S' + Q'RS' + QR'S + QRS'$
  - d)  $R'Q'S' + P'QS + PQS + PQ'S'$

d) PQS PP  
**Answer: (B)**

**Q** The simplified function in product of sums of Boolean function  $F(W, X, Y, Z) = \Sigma(0, 1, 2, 5, 8, 9, 10)$  is **(NET-JUNE-2013)**

- (A)**  $(W' + X') (Y' + Z') (X' + Z)$       **(B)**  $(W' + X') (Y' + Z') (X' + Z')$   
**(C)**  $(W' + X') (Y' + Z) (X' + Z)$       **(D)**  $(W' + X') (Y + Z') (X' + Z)$

Ans: a

**Q** What is the minimal form of the Karnaugh map shown below? Assume that X denotes a don't care term. (GATE-2012) (2 Marks)

	$ab$	$a'b'$	$a'b$	$ab$	$ab'$
$cd$		00	01	11	10
$c'd'$	00	1	X	X	1
$c'd$	01	X			1
$cd$	11				
$cd'$	10	1			X

- (A)  $b'd'$       (B)  $b'd' + b'c'$       (C)  $b'd' + a'b'c'd'$       (D)  $b'd' + b'c' + c'd'$

**Answer: (B)**

**Q (NET-JUNE-2010)**

The function represented by the k-map given below is

	BC	
A		

1	0	0	1
1	0	0	1

- (A)  $A \cdot B$   
 (B)  $AB + BC + CA$   
 (C)  $\overline{B \oplus C}$   
 (D)  $A \cdot B \cdot C$

**Q** In the Karnaugh map shown below, X denotes a don't care term. What is the minimal form of the function represented by the Karnaugh map? (GATE-2008) (2 Marks)

	ab	a'b'	a'b	ab	ab'
cd		00	01	11	10
c'd'	00	1	1		1
1c'd	01	X			
cd	11	X			
cd'	10	1	1		X

- A)  $b'd' + a'd'$       B)  $a'b' + b'd' + a'bd'$       C)  $b'd' + a'bd'$       D)  $a'b' + b'd' + a'd'$

**Answer: (A)**

**Q** Consider the following Boolean function of four variables: (GATE-2007) (2 Marks)

$$f(w, x, y, z) = \sum (1, 3, 4, 6, 9, 11, 12, 14)$$

The function is:

- (A) independent of one variable.  
 (C) independent of three variables.  
**Answer: (B)**

- (B) independent of two variables.  
 (D) dependent on all the variables.

**Q** The switching expression corresponding to  $f(A, B, C, D) = \Sigma (1, 4, 5, 9, 11, 12)$  is (GATE-2005) (2 Marks)

- (A)  $BC'D' + A'C'D + AB'D$   
 (C)  $ACD' + A'BC' + AC'D'$

- (B)  $ABC' + ACD + B'C'D$   
 (D)  $A'BD + ACD' + BCD'$

**Answer: (A)**

**Q** The literal count of a Boolean expression is the sum of the number of times each literal appears in the expression. For example, the literal count of  $(xy + xz')$  is 4. What are the minimum possible literal counts of the product-of-sum and sum-of-product representations respectively of the function given by the following Karnaugh map? Here, X denotes “don’t care” (GATE-2003) (2 Marks)

	$zw$	$z'w'$	$z'w$	$zw$	$zw'$
$xy$		00	01	11	10
$x'y'$	00	X	1	0	1
$x'y$	01	0	1	X	0
$xy$	11	1	X	X	0
$xy'$	10	X	0	0	X

- (A) (11, 9)  
**Answer: (C)**

- (B) (9, 13)

- (C) (9, 10)

- (D) (11, 11)

**Q** Minimum sum of product expression for  $f(w, x, y, z)$  shown in Karnaugh-map below is (GATE-2002) (2 Marks)

	$wx$	$w'x'$	$w'x$	$wx$	$wx'$
$yz$		00	01	11	10
$y'z'$	00	X	1	0	1
$y'z$	01	0	1	X	0
$yz$	11	1	X	X	0
$yz'$	10	X	0	0	X

- (A)  $xz + y'z$       (B)  $xz' + zx'$       (C)  $x'y + zx'$       (D) None of these

**Answer: (D)**

**Q** Given the following Karnaugh map, which one of the following represents the minimal Sum-Of-Products of the map? (GATE-2001) (2 Marks)

	wx	$w'x'$	$w'x$	wx	$wx'$
yz	00	01	11	10	
$y'z'$	00	0	X	0	X
$y'z$	01	X	1	X	1
$yz$	11	0	X	1	0
$yz'$	10	0	1	X	0

- (A)  $xy + y'z$       (B)  $wx'y' + xy + xz$       (C)  $w'x + y'z + xy$       (D)  $xz + y$

**Answer: (A)**

**Q** Let  $f(w, x, y, z) = \sum(0, 4, 5, 7, 8, 9, 13, 15)$ . Which of the following expressions are NOT equivalent to  $f$ ? (GATE-2007) (2 Marks)

- (A)  $x'y'z' + w'xy' + wy'z + xz$       (B)  $w'y'z' + wx'y' + xz$   
 (C)  $w'y'z' + wx'y' + xyz + xy'z$       (D)  $x'y'z' + wx'y' + w'y$

**Answer: (D)**

**Q** Which function does NOT implement the Karnaugh map given below? (GATE - 2000)

	wz	$w'z'$	$w'z$	wz	$wz'$
xy	00	01	11	10	
$x'y'$	00	0	X	0	0
$x'y$	01	0	X	1	1
$xy$	11	1	1	1	1
$xy'$	10	0	X	0	0

- A)  $(W + X) Y$   
 C)  $(W + X)(W' + Y)(X' + Y)$

**Answer: (D)**

- B)  $XY + YW$   
 D) none of the above

**Q** The simplified form of a Boolean equation  $(AB' + AB'C + AC)(A'C' + B')$  is: **(NET-JULY-2016)**

- (a)  $A B'$       (b)  $AB'C$       (c)  $A'B$       (d)  $ABC$

Ans: a

**Q** Consider the following Boolean expression for F: **(GATE-2014)(2 Marks)**

$$F(P, Q, R, S) = PQ + P'QR + P'QR'S$$

the minimal sum-of-products form of F is

- a)  $PQ + QR + QS$       b)  $P + Q + R + S$       c)  $P' + Q' + R' + S'$       d)  $P'R + P'R'S + P$

**Answer: (A)**

**Q** The sum of products expansion for the function **(NET-DEC-2013)**

$F(x, y, z) = (x + y)z'$  is given as

- (A)  $x'y'z + xyz' + x'yz'$       (B)  $xyz + xyz' + xy'z'$   
(C)  $x'y'z' + x'y'z + xyz'$       (D)  $x'yz' + xy'z' + x'yz'$

Ans: d

**Q** The simplified SOP (Sum of Product) form of the Boolean expression

$(P + Q' + R').(P + Q' + R).(P + Q + R')$  is **(GATE-2011)(1 Marks)**

- (A)  $(P'.Q + R')$       (B)  $(P + Q'.R')$   
(C)  $(P'.Q + R)$       (D)  $(P.Q + R)$

**Answer: (B)**

**Q** **(NET-DEC-2010)**

$AB + \left( \overline{A + B} \right)$  is equivalent to

- (A)  $A \oplus B$   
(B)  $A \odot B$   
(C)  $(A \oplus B) \odot A$   
(D)  $(A \odot B) \oplus A$

Ans: b

Q (NET-DEC-2009)

The Boolean expression  $\bar{x} \bar{y} z + y z + x z$  is equivalent to :

- (A)  $x$       (B)  $y$       (C)  $z$       (D)  $x+y+z$

Ans: c

**Q** The simplified form of the Boolean expression  $(X + Y + XY)(X + Z)$  is (NET-DEC-2009)

- (A)  $X + Y + ZX + Y$       (B)  $XY - YZ$   
(C)  $X + YZ$       (D)  $XZ + Y$

Ans: c

**Q** If P, Q, R are Boolean variables, then  $(P + Q')(PQ' + PR)(P'R' + Q')$  simplifies **(GATE-2008)**  
**(1 Marks)**

- (A)  $PQ'$       (B)  $PR'$       (C)  $PQ' + R$       (D)  $PR' + Q$

**Answer: (A)**

**Q Simplified form of Boolean expression  $xy + (\sim x) z + yz$  is: (NET-DEC-2007)**

- (A)  $xy + (\sim x) z$       (B)  $(\sim x) y + (\sim x) z$   
(C)  $(\sim x) y + xz$       (D)  $xy + xz$

**Ans:** a

**Q** The logic expression  $x'y'z' + x'yz + xyz' + xyz$  reduces to: (NET-JUNE-2005)

- (A)  $x'z$       (B)  $xyz$       (C)  $y$       (D)  $yz$

**Q** The function  $AB'C + A'BC + ABC' + A'B'C + AB'C'$  is equivalent to (GATE-2004) (1 Marks)

- (A)  $AC' + AB + A'C$       (B)  $AB' + AC' + A'C$       (C)  $A'B + AC' + AB'$       (D)  $A'B + AC + AB'$   
Answer: (B)

**Q Which of the following expressions is equivalent to  $(A \oplus B) \oplus C$  (GATE-2004) (2 Marks)**

- (A)  $(A+B+C)(A'+B'+C')$       (B)  $(A+B+C)(A'+B'+C)$   
(C)  $ABC+A'(B \oplus C)+B'(A \oplus C)$       (D) None

**Q** The Boolean function  $x'y' + xy + x'y$  is equivalent to (GATE-2004) (1 Marks)

- (A)  $x' + y'$       (B)  $x + y$       (C)  $x + y'$       (D)  $x' + y$

**Answer:** (D)

**Q** If  $w, x, y, z$  are Boolean variables, then which one of the following is INCORRECT? (GATE-2017) (2 Marks)

- a)  $wx + w(x + y) + x(x + y) = x + wy$       b)  $(wx'(y + z)')' + w'x = w' + x + y'z$   
c)  $(wx'(y + xz') + w'x')y = xy'$       d)  $(w + y)(wxy + wyz) = wxy + wyz$

**Answer:** -(C)

**Q** Simplified Boolean equation for the following truth table is: (NET-JULY-2016)

$x \ y \ z \ F$

0 0 0 0

0 0 1 1

0 1 0 0

0 1 1 1

1 0 0 1

1 0 1 0

1 1 0 1

1 1 1 0

(1)  $F = yz' + y'z$


(2)  $F = xy' + x'y$

(3)  $F = x'z + xz'$

(4)  $F = x'z + xz' + xyz$

**Ans:** 3

**Q** find the Boolean expression for the logic circuit shown below: (NET-DEC-2018)



a)  $ab'$

b)  $a'b$


c)  $ab$

d)  $a'b$

**Ans: c**

**Q** The output of the following combinational circuit is F. (NET-NOV-2017)

The value of F is :



(a)  $P_1 + P_2' P_3$


(b)  $P_1 + P_2' P_3'$

(c)  $P_1 + P_2 P_3'$

(d)  $P_1' + P_2 P_3$

**Ans: c**

**Q** What will be the output of the following logic diagram? (NET-DEC-2013)



(A)  $x \text{ OR } y$


(B)  $x \text{ AND } y$

(C)  $x \text{ XOR } y$

(D)  $x \text{ XNOR } y$

Ans: c

Q What type of logic circuit is represented by the figure shown below? (NET-SEPT-2013)



(A) XOR


(B) XNOR

(C) XAND

(D) XNAND

Ans: b

Q The output of the following combinational circuit is: (NET-AUG-2016)



(a)  $X \cdot Y$

(b)  $X + Y$


(c)  $X \oplus Y$

(d)  $(X \oplus Y)'$

Ans: d

Q (NET-JUNE-2010)

6. The logic expression for the output of the circuit shown in the figure is



(A)  $\bar{A}\bar{C} + \bar{B}\bar{C} + CD$

(B)  $A\bar{C} + B\bar{C} + \bar{C}D$

(C)  $ABC + \bar{C}\bar{D}$

(D)  $\bar{A}\bar{B} + \bar{B}\bar{C} + \bar{C}\underline{D}$

wrong options

Q  $(A + B)(AB)'$  is equivalent to (NET-JUNE-2011)

(A)  $A \oplus B$

(C)  $(A \oplus B) \cup A$

Ans: a



Q Let  $f(A, B) = A' + B$ . Simplified expression for function  $f(f(x + y, y), z)$  is : (GATE-2002) (2 Marks)

(A)  $x' + z$

(B)  $xyz$

(C)  $xy' + z$

(D) None of these

Answer: (C)

**Q** Consider two functions  $f_1$  and  $f_2$ ?

$$F_1 = \sum_m (1, 2, 5, 6)$$

$$F_2 = \sum_m (2, 3, 4, 5)$$

Find  $f_1 \cdot f_2$  and  $f_1 + f_2$

	$F_1$	$F_2$	$f_1 + f_2$	$f_1 \cdot f_2$
0	0	0	0	0
1	1	0	1	0
2	1	1	1	1
3	0	1	1	0
4	0	1	1	0
5	1	1	1	1
6	1	0	1	0
7	0	0	0	0

Find  $f_1 \cdot f_2 = (2, 5)$  and  $f_1 + f_2 = (1, 2, 3, 4, 5, 6)$

**Q** Consider  $f_1$  &  $f_2$  –

$$F_1(a, b, c) = \sum_m (0, 2, 4) + d (3, 5, 7)$$

$$F_2(a, b, c) = \sum_m (2, 3) + d (1, 6, 7)$$

Find  $f_1 \cdot f_2$  and  $f_1 + f_2$

	$F_1$	$F_2$	$f_1 + f_2$	$f_1 \cdot f_2$
0	1	0	1	0
1	0	D	D	0
2	1	1	1	1
3	D	1	1	D
4	1	0	1	0
5	D	0	D	0
6	0	D	D	0
7	d	d	d	d

- $D \cdot 0 = 0$
- $d + 0 = d$
- $d \cdot 1 = d$
- $d + 1 = 1$

**Q** Consider  $f_1$  &  $f_2$  –

$$F_1(a, b, c, d) = \sum_m (1, 3, 4, 5, 9, 10, 11) + d (6, 8)$$

$$F_2(a, b, c, d) = \sum_m (0, 2, 4, 7, 8, 15) + d (9, 12)$$

Find  $f_1 \cdot f_2$  and  $f_1 + f_2$

	$F_1$	$F_2$	$f_1 + f_2$	$f_1 \cdot f_2$
<b>0</b>	0	1	1	0
<b>1</b>	1	0	1	0
<b>2</b>	0	1	1	0
<b>3</b>	1	0	1	0
<b>4</b>	1	1	1	1
<b>5</b>	1	0	1	0
<b>6</b>	D	0	D	0
<b>7</b>	0	1	1	0
<b>8</b>	D	1	1	D
<b>9</b>	1	D	1	D
<b>10</b>	1	0	1	0
<b>11</b>	1	0	1	0
<b>12</b>	0	D	D	0
<b>13</b>	0	0	0	0
<b>14</b>	0	0	0	0
<b>15</b>	0	1	1	0

**Q** Consider a function  $f(a, b, c) = \sum_m (3, 5, 6)$  is being minimized to  $A + BC$ . Predict what are the don't care conditions?

	ab	$a'b'$	$a'b$	$ab$	$ab'$
c		00	01	11	10
$c'$	0			1	
c	1		1		1

a) d(2,4)

b) d(2,7)

c) d(4,7)

d) d (2,4,7)

**Q** Consider three 4-variable functions  $f_1$ ,  $f_2$ , and  $f_3$ , which are expressed in sum-of-minterms as


$$f_1 = (0, 2, 5, 8, 14)$$

$$f_2 = (2, 3, 6, 8, 14, 15)$$

$$f_3 = (2, 7, 11, 14)$$

For the following circuit with one AND gate and one XOR gate, the output function f can be expressed as: (GATE-2019) (2 Marks)

For the following circuit with one AND gate and one XOR gate, the output function f can be expressed as:



(A) (7, 8, 11)


(C) (2, 14)

Ans: a

(B) (2, 7, 8, 11, 14)

(D) (0, 2, 3, 5, 6, 7, 8, 11, 14, 15)

**Q** Given  $f_1$ ,  $f_3$  and f in canonical sum of products form (in decimal) for the circuit (GATE-2008) (1 Marks)



$$f_1 = \sum m (4, 5, 6, 7, 8)$$

$$f_3 = \sum m (1, 6, 15)$$

$$f = \sum m (1, 6, 8, 15)$$

then  $f_2$  is


A)  $\Sigma_m(4, 6)$

B)  $\Sigma_m(4, 8)$

C)  $\Sigma_m(6, 8)$

D)  $\Sigma_m(4, 6, 8)$

Answer: (C)




Which one of the following is TRUE?

- (A)  $f$  is independent of  $X$
- (C)  $f$  is independent of  $Z$

Answer: (D)

- (B)  $f$  is independent of  $Y$
- (D) None of  $X, Y, Z$  is redundant

Q



$$F_1(a, b, c, d) = \sum_m (0, 2, 5, 6, 8, 10, 15)$$

$$F_2(a, b, c, d) = \sum_m (0, 5, 8, 12, 14)$$

$$F(a, b, c, d) = \sum_m (0, 5, 6, 7, 8, 12, 13)$$

$$f_3(a, b, c, d) = ?$$

- **Irredundant function:** - A function  $f$  is said to be irredundant if no product term can be removed from the function without changing the functional capability of the function.
  - **Minimal function:** - A function is said to be minimal if it is representing the function expression, if it is using minimal no of literals to represent the function.
- 
- If a function is irredundant then, it may or may not be minimal, but if a function is minimal, then it is irredundant.
- 
- $F(x, y, z) = xz' + y'z' + yz + xz$ , this function is irredundant but not minimal
  - $F(x, y, z) = X + yz + y'z'$
  - Minimal  $\subseteq$  irredundant

## Disadvantage:-

If we deal with large no of variables (more than 4), then it is difficult to use k-map.

Absorption law

- $a + ab = a$
- $a.(a+b) = a$

Compensation theorem

- $ab + a'c + bc = ab + a'c$
- $(a+b)(a' + c)(b + c) = (a+b)(a' + c)$
- $a + a'b = a + b$
- $a.(a'+b) = a.b$
- $(a + b)(a + c) = a + bc$

**Q** The absorption law in Boolean algebra say that (NET-JUNE-2011)

(A)  $X + X = X$

(B)  $X . X = X$

(C)  $x + x . y = x$

(D) None of the above

**Answer:** C

**Q** The number of min-terms after minimizing the following Boolean expression is

\_\_\_\_\_ . (GATE-2015) (1 Marks)

$[D' + AB' + A'C + AC'D + A'C'D']$

(A) 1

(B) 2

(C) 3

(D) 4

**Answer:** (A)

**Q** Given Boolean expression is:  $[D' + AB' + A'C + AC'D + A'C'D]'$

Step 1 :  $[D' + AB' + A'C + C'D (A + A')]'$  ( taking  $C'D$  as common )

Step 2 :  $[D' + AB' + A'C + C'D]'$  ( as,  $A + A' = 1$  )

:  $[D' + DC' + AB' + A'C]'$  (Rearrange)

Step 3 :  $[D' + C' + AB' + A'C]'$  ( Rule of Duality,  $A + A'B = A + B$  )

:  $[D' + C' + CA' + AB']'$  (Rearrange)

Step 4 :  $[D' + C' + A' + AB']'$  (Rule of Duality)

:  $[D' + C' + A' + AB']'$  (Rearrange)

Step 5 :  $[D' + C' + A' + B']'$  (Rule of Duality)

:  $[(D' + C')'.(A' + B')]'$  (Demorgan's law,  $(A + B)' = (A'. B')$ )

:  $[(D''.C'').(A''.B'')]'$  (Demorgan's law)

:  $[(D.C).(A.B)]'$  (Idempotent law,  $A'' = A$ )

: ABCD

**Q** Consider an expression & minimize it

$$a + a'b + a'b'c + a'b'c'd'$$

$$a + a'(b + b'c + b'c'd')$$

$$a + a'(b + b'(c + c'd'))$$

$$a + a'(b + b'(c + d'))$$

$$a + a'(b + c + d')$$

$$a + b + c + d'$$

**Q** Upto how many variables, can the Karnaugh map be used? (NET-JUNE-2006)

(A) 3

(B) 4

(C) 5

(D) 6

## Functionally Complete Function

As we know that NOR and NAND are universal gates, so if any function can implement NOT along with it either AND or OR then the function can be said to be functionally complete, i.e. it can implement any function. Without support of 0, 1 or complemented form.

**Partially Functionally Complete:** - A function is said to be partially functionally complete, if it can implement any digital circuit with support of logic 0 or 1 as an input line (can't use complemented form).



**One element –**

{↑}, {↓}.

**Two elements –**

{V,  $\neg$ }, { $\wedge$ ,  $\neg$ }, { $\rightarrow$ ,  $\neg$ }, { $\leftarrow$ ,  $\neg$ }, { $\rightarrow$ , T}, { $\leftarrow$ , T}, { $\rightarrow$ ,  $\leftrightarrow$ }, { $\leftarrow$ ,  $\leftrightarrow$ }, { $\rightarrow$ ,  $\rightarrow$ }, { $\rightarrow$ ,  $\leftarrow$ }, { $\leftarrow$ ,  $\rightarrow$ }, { $\leftarrow$ ,  $\leftarrow$ }, { $\neg$ , T}, { $\neg$ , T}, { $\neg$ ,  $\neg$ }, { $\neg$ ,  $\neg$ }.

**Three elements –**


{V,  $\leftrightarrow$ , T}, {V,  $\neg$ ,  $\neg$ }, {V,  $\neg$ , T}, { $\wedge$ ,  $\neg$ , T}, { $\wedge$ ,  $\neg$ ,  $\neg$ }, { $\wedge$ , T}.

**Q** An example of a universal building block is: (NET-DEC-2008)

- |                       |                     |
|-----------------------|---------------------|
| <b>(A)</b> EX-OR gate | <b>(B)</b> AND gate |
| <b>(C)</b> OR gate    | <b>(D)</b> NOR gate |

Ans: d

**Q** What is the Boolean expression for the output f of the combinational logic circuit of NOR gates given below? (GATE-2010) (1 Marks)



1- (A)  $(Q+R)'$



(B)  $(P+Q)'$

(C)  $(P+R)$



(D)  $(P+Q+R)'$

**Answer: (D)**



## NAND / NOR Universal Gates



# AND-OR realization - (SOP)



# OR-AND Realization - (POS)



Q A sum of products expression can be implemented with.....logic gates.


(NET-DEC-2006)

- (A) AND - OR
- (B) NAND - OR
- (C) AND - NOT
- (D) OR - AND

Ans: a


## Implementing Every Gate with NAND Gate

	NAND	NOR
NOT	1 gate $A \rightarrow D_o$	1 gate $A \rightarrow D_o \rightarrow A + A = \bar{A}$
AND	2 gates $A \rightarrow D_o \rightarrow D_o \rightarrow A \cdot B$	3 gates $A \rightarrow D_o \rightarrow D_o \rightarrow A \cdot B$
OR	3 gates $A \rightarrow D_o \rightarrow D_o \rightarrow A + B$	2 gates $A \rightarrow D_o \rightarrow D_o \rightarrow A + B$



## Implementing Every Gate with NOR Gate

	NAND	NOR
NOT	1 gate $A \rightarrow \overline{D} \rightarrow \overline{A}$	1 gate $A \rightarrow \overline{D} \rightarrow \overline{A+A} = \overline{A}$
AND	2 gates $A \rightarrow \overline{D} \rightarrow \overline{\overline{D}} \rightarrow A \cdot B$	3 gates $A \rightarrow \overline{D} \rightarrow \overline{\overline{D}} \rightarrow A \cdot B$
OR	3 gates $A \rightarrow \overline{D} \rightarrow \overline{\overline{D}} \rightarrow \overline{\overline{D}} \rightarrow A+B$	2 gates $A \rightarrow \overline{D} \rightarrow \overline{\overline{D}} \rightarrow A+B$



**Q** What is the minimum number of NAND gates required to implement a 2-input EXCLUSIVE-OR function without using any other logic gate? (GATE-2004) (1 Marks)

(A) 3

(B) 4

(C) 5

(D) 6

**Answer:** (B)

**Q** (NET-DEC-2009)


Identify the logic function performed by the circuit shown



- (A) exclusive OR  
(C) NAND

- (B) exclusive NOR  
(D) NOR

**Q** Identify the logic function performed by the circuit shown (NET-JUNE-2005)



- (A) Exclusive-OR

- (B) AND

- (C) Exclusive-NOR

- (D) NOR

Ans: c

**Q** Consider the Karnaugh map given below, where X represents “don’t care” and blank represents 0.

	ba \ dc	00	01	11	10
00		x	x		
01	1			x	
11	1				1
10		x	x		

. The minimum number of gates required is \_\_\_\_\_. (GATE-2017) (1 Marks)

ANSWER- 1

Q what is the minimum number of gates required to implement the Boolean function  $(AB+C)$  if we have to use only 2-input NOR gates? (GATE-2009) (1 Marks)

- (A) 2                    (B) 3                    (C) 4                    (D) 5

Answer: (B)

Q which of the following is functionally complete?

- a)  $\oplus$ , not              b)  $\oplus$ , 1, +              c)  $\oplus$ , 1, not              d)  $\odot$ , 1, not

Ans: b

Q  $f(a, b) = a' + b$  not functionally complete (partially functionally complete)

Q  $f(a, b, c) = a' + bc'$  is functionally complete

$$F(a, a, a) = a' + aa'$$

$$f(a', b, a') = a'' + ba''$$

$$f(a', b, b') = a + bb'$$


$$f(f(a, a, a), b, f(b, b, b)) = a'' + b \cdot b''$$

Q  $f(a, b) = ab' + a'b$  not fully or partially complete


Q  $f(a, b, c) = ab + bc + ca$  is not fully or partially complete

## Combinational Circuits

- When logic gates are connected together to produce a specified output on certain specified combinations of input variables, with no memory involved, then the resulting circuit is called a combinational circuit.
- Output depends only on present input.  $O/p = f(i/p)$ , combinational circuit performs an operation that can be specified logically by a set of Boolean function.
- A combinational circuit may have  $n$ -binary inputs and  $m$ -binary outputs.



- Application, Practical computer circuits normally contain combinational and sequential logic. For e.g. the part of ALU, that does mathematical calculations is constructed using combinational logic. Other circuits such as half adders, full adders, half subtractors, full subtractors, multiplexers, demultiplexers, encoders and decoders are also made by using combinational logic.



Design procedure: -

- Analyse the given problem and identify the number of i/p and o/p variables.
- Write the truth table based on the specification of the problem
- Convert the truth table in minimized Boolean expression using k-map
- Draw the logic circuit for the above obtained output expression.

## Adder

An **adder** is a digital combinational circuit that performs addition of numbers. Are used in the arithmetic logic units or ALU. They are also utilized in other parts of the processor, where they are used to calculate addresses, table indices, increment and decrement operators, and similar operations.

Although adders can be constructed for many number representations, such as binary-coded decimal or excess-3, the most common adders operate on binary numbers. In cases where **two's complement** or ones' complement is being used to represent negative numbers, it is trivial to modify an adder into an adder–subtractor.

### ***Why we need a half adder***

A binary adder-subtractor is a combinational circuit that performs the arithmetic operations of addition and subtraction with binary numbers. We will develop this circuit by means of a hierarchical design. The half adder design is carried out first, from which we develop the full adder. Connecting n full adders in cascade produces a binary adder for two n-bit numbers.

#### **Basics of addition: -**

$$(A)_x + (B)_y = ?$$

Discuss the idea of addition.


## Half adder

The simplest form of addition is addition of two binary digits, consists of four possible elementary operations

- $0+0 = 0$
- $0+1 = 1$
- $1+0 = 1$
- $1+1 = 10$


The first three operations produce a sum of two digits, but when both augend and addend bits are equal to 1, the binary sum consists of two digits. The higher significant bit of this result is called a carry.

It is a combinational circuit, which performs the arithmetic addition of two one-bit binary numbers is referred to as a half-adder. So, in half adder inputs are added two single binary bits A and B, and two outputs, sum (S) and carry ©.



Truth table for Half adder

INPUTS		OUTPUTS	
A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



- Cost of implementing a half adder is one EX-OR gate and one AND gate.
- A half adder has only two inputs and there is no provision to add a carry coming from the lower order bits when multi bit number addition is performed. For this reason, we have designed a full adder.

Q A half-adder is also known as: (NET-DEC-2005)

(A) AND Circuit

(C) NOR Circuit


Ans: d

(B) NAND Circuit

(D) EX-OR Circuit

## Full adder

- A full adder is a combinational logic circuit that performs the arithmetic sum of three input bits. Where  $A_n, B_n$  are the  $n^{\text{th}}$  order bits of the number A and B respectively and  $C_{n-1}$  is the carry generated from the addition of  $(n-1)^{\text{th}}$  order bits.




- It consists of three input bits, denoted by A (First operand), B (Second operand),  $C_{\text{in}}$  (Represents carry from the previous lower significant position).
- Two output bits are same as of half adder, which is Sum and  $C_{\text{out}}$ .
- When the augend and addend number contain more significant digits, the carry obtained from the addition of two bits is added to the next higher order pair of significant bits.



**Block Diagram of Full Adder**


- Truth table and Implementation


A	B	Carry-In	Sum	Carry-Out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



- Cost of implementation a Full adder is 2 EX-OR gate, 3 AND gate and 1 OR gate.

A full adder can also be implemented using two half adder along with a OR gate





**Q** Which of the following statements are true? (NET-DEC-2013)

- I. A circuit that adds two bits, producing a sum bit and a carry bit is called half adder.
- II. A circuit that adds two bits, producing a sum bit and a carry bit is called full adder.
- III. A circuit that adds two bits and a carry bit producing a sum bit and a carry bit is called full adder.
- IV. A device that accepts the value of a Boolean variable as input and produces its complement is called an inverter.

(A) I & II

(B) II & III

(C) I, II, III

(D) I, III & IV

**Ans: d**

**Q** Consider a full - adder with the following input values:

(1)  $x = 1$ ,  $y = 0$  and  $C_i$ (carry input) = 0

(2)  $x = 0$ ,  $y = 1$  and  $C_i = 1$

Compute the values of S(sum) and Co (carry output) for the above input values. (NET-JUNE-2015)

(a)  $S = 1$ ,  $C_o = 0$  and  $S = 0$ ,  $C_o = 1$


(b)  $S = 0$ ,  $C_o = 0$  and  $S = 1$ ,  $C_o = 1$

(c)  $S = 1$ ,  $C_o = 1$  and  $S = 0$ ,  $C_o = 0$

(d)  $S = 0$ ,  $C_o = 1$  and  $S = 1$ ,  $C_o = 0$

**Ans: a**

## Four-bit parallel binary adder / Ripple adder



As we know that full adder is capable of adding two 1 bit number and 1 previous carry, but in order to add binary numbers with more than one bits, additional full adders must be employed. For e.g. a four bit binary adder can be constructed using four full adders.


These four full adders are connected in cascade, carry output of each adder is connected to the carry input of the next higher-order adder.

So a n-bit parallel adder is constructed using 'n' number of full adders.

There are some scope of improvement in adder like

- Carry propagation delay
  - Solution is Look ahead carry generator
- Can adder be modified to work as subtractor
  - Adder/subtractor or ripple adder


**Q** A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary adder is implemented by using full adders. The total propagation time of this 4-bit binary adder in microseconds is (GATE-2015) (2 Marks)



So for an n-bits adder, we have a total propagation delay,  $t_p$  of:

$$2n + 2$$

## Four-bit ripple adder/subtractor




- The subtraction of unsigned binary numbers can be done most conveniently by means of complements.
- The subtraction  $A - B$  can be done by taking the 2's complement of  $B$  and adding it to  $A$ .
- The 2's complement can be obtained by taking the 1's complement and adding 1 to the least significant pair of bits.
- The 1's complement can be implemented with inverters, and a 1 can be added to the sum through the input carry.
- The circuit for subtracting  $A - B$  consists of an adder with inverters placed between each data input  $B$  and the corresponding input of the full adder.
- The input carry  $C_0$  must be equal to 1 when subtraction is performed.
- The operation thus performed becomes  $A$ , plus the 1's complement of  $B$ , plus 1. This is equal to  $A$  plus the 2's complement of  $B$ .
- For unsigned numbers, that gives  $A - B$  if  $A \geq B$  or the 2's complement of  $(B - A)$  if  $A < B$ .
- For signed numbers, the result is  $A - B$ , provided that there is no overflow.
- The addition and subtraction operations can be combined into one circuit with one common binary adder by including an exclusive-OR gate with each full adder.
- The mode input  $M$  controls the operation. When  $M = 0$ , the circuit is an adder, and when  $M = 1$ , the circuit becomes a subtractor.
- Each exclusive-OR gate receives input  $M$  and one of the inputs of  $B$ .
- When  $M = 0$ , we have  $B \oplus 0 = B$ . The full adders receive the value of  $B$ , the input carry is 0, and the circuit performs  $A$  plus  $B$ .
- When  $M = 1$ , we have  $B \oplus 1 = B'$  and  $C_0 = 1$ . The  $B$  inputs are all complemented and a 1 is added through the input carry. The circuit performs the operation  $A$  plus the 2's complement of  $B$ .

**Q** Consider an eight-bit ripple-carry adder for computing the sum of A and B, where A and B are integers represented in 2's complement form. If the decimal value of A is one, the decimal value of B that leads to the longest latency for the sum to stabilize is \_\_\_\_\_ (GATE-2016) (2 Marks)

**Answer:** -1

**Q** Consider the ALU shown below.




If the operands are in 2's complement representation, which of the following operations can be performed by suitably setting the control lines K and C0 only (+ and - denote addition and subtraction respectively)? (GATE-2003) (2 Marks)

- (A)  $A + B$ , and  $A - B$ , but not  $A + 1$   
(B)  $A + B$ , and  $A + 1$ , but not  $A - B$   
(C)  $A + B$ , but not  $A - B$ , or  $A + 1$   
(D)  $A + B$ , and  $A - B$ , and  $A + 1$

**Answer:** (A)

## Look ahead carry adder

- In parallel adder all bits of augend and addend are available for computation initially, but sum and carry outputs of any stage cannot be produced until the input carry occurs. This leads to delay in the addition process known as carry propagation delay.
- In any combinational circuit, the signal must propagate through the gates before the correct output sum is available in the output terminals. **The total propagation time is equal to the propagation delay of a typical gate \* times the number of gate levels in the circuit.**
- The longest propagation delay time in an adder is the time it takes the carry to propagate through the full adders. For carry in a 4-bit adder we have 2 gate delays at each adder and for sum we have 1 gate delay. For an n-bit adder, there are **2n** gate levels for the **carry to propagate from input to output**. And for Sum we have **2n-1** Gate delays.
- The carry propagation time is an important attribute of the adder because it limits the speed with which two numbers are added. The solution to delay is to increase the complexity of the equipment in such a way that the carry delay time is reduced.
- To solve this problem most widely used technique employs the principle of 'look ahead carry'. This method utilizes logic gates to look at the lower order bits of the augend and addend to see if a higher order carry is to be generated. It uses two functions carry generate  $G_i$  and carry propagate  $P_i$



$$P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

$$S_i = P_i \oplus C_{i-1}$$

$$C_i = G_i + P_i C_{i-1}$$

$G_i$  is called a **carry generate**, and it produces a carry of 1 when both  $A_i$  and  $B_i$  are 1, regardless of the input carry  $C_{i-1}$ .

$P_i$  is called a **carry propagate**, because it determines whether a carry into stage  $i$  will propagate into stage  $i + 1$ .

We now write the Boolean functions for the carry outputs of each stage and substitute the value of each  $C_i$  from the previous equations:

$C_0$  = input carry


putting different values of  $i$


$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

- Since the Boolean function for each output carry is expressed in sum-of-products form. Each function can be implemented with one level of AND gates followed by an OR gate (or by a two-level NAND).





- All output carries are generated after a delay through two levels of gates. Thus, outputs S1 through S3 have equal propagation delay times.

**Q** Consider a carry lookahead adder for adding two n-bit integers, built using gates of fan-in at most two. The time to perform addition using this adder is (GATE-2016) (2 Marks)

(A)  $\Theta(1)$       (B)  $\Theta(\log(n))$       (C)  $\Theta(\sqrt{n})$       (D)  $\Theta(n)$

**Answer: (B)**

**Q** In a look-ahead carry generator, the carry generates function  $G_i$  and the carry propagate function  $P_i$  for inputs  $A_i$  and  $B_i$  are given by (GATE-2007) (2 Marks)

$$P_i = A_i \oplus B_i \text{ and } G_i = A_i B_i$$

The expressions for the sum bit  $S_i$  and the carry bit  $C_{i+1}$  of the look-ahead carry adder are given by:

$S_i = P_i \oplus C_i$  and  $C_{i+1} = G_i + P_i C_i$ , where  $C_0$  is the input carry.

Consider a two-level logic implementation of the look-ahead carry generator. Assume that all  $P_i$  and  $G_i$  are available for the carry generator circuit and that the AND and OR gates can have any number of inputs. The number of AND gates and OR gates needed to implement the look-ahead carry generator for a 4-bit adder with  $S_3, S_2, S_1, S_0$  and  $C_4$  as its outputs are

respectively:



**Answer: (B)**

**Q** Given two three-bit numbers  $a_2\ a_1\ a_0$  and  $b_2\ b_1\ b_0$  and  $c$ , the carry in, the function that represents the carry generate function when these two numbers are added is (GATE-2006) (2 Marks)

- (A)  $a_2b_2 + a_2a_1b_1 + a_2a_1a_0b_0 + a_2a_0b_1b_0 + a_1b_1b_1 + a_1a_0b_2b_0 + a_0b_2b_1b_0$   
 (B)  $a_2b_2 + a_2b_1b_0 + a_2a_1b_1b_0 + a_1a_0b_2b_1 + a_1a_0b_2 + a_1a_0b_2b_0 + a_2a_0b_1b_0$   
 (C)  $a_2 + b_2 + (a_2 \oplus b_2)(a_1 + b_1 + (a_1 \oplus b_1)(a_0 + b_0))$   
 (D)  $a_2b_2 + \overline{a_2}a_1b_1 + \overline{a_2}\overline{a_1}a_0b_0 + \overline{a_2}a_0\overline{b_1}b_0 + a_1\overline{b_1}b_1 + \overline{a_1}a_0\overline{b_1}b_0 + a_0\overline{b_1}b_1b_0$

**Answer: (A)**

**Q** A 4-bit carry lookahead adder, which adds two 4-bit numbers, is designed using AND, OR, NOT, NAND, NOR gates only. Assuming that all the inputs are available in both complemented and uncomplemented forms and the delay of each gate is one-time unit, what is the overall propagation delay of the adder? Assume that the carry network has been implemented using two-level AND-OR logic. **(GATE-2004) (2 Marks)**


- (A) 4 time units      (B) 6 time units      (C) 10 time units      (D) 12 time units

**Answer: (b)**


## Multiplexer (Selector)

### Idea

Multiplexers are special and one of the most widely used combinational circuits. Main requirement is out of many inputs we have to select one for e.g. telephone or train leaving the station.



- A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line.
- The selection of a particular input line is controlled by a set of selection lines.
- ***There are  $2^n$  input lines and  $n$  selection lines whose bit combinations determine which input is selected.***
- A multiplexer is also called a data selector, since it selects one of many inputs and steers the binary information to the output line.
- No of Input line  $\leq 2^n$



#### Note:


- can never have two i/p connected to out at any time

#### Application

- Parallel data to serial data conversion
- Referred as data selector, as the output of a multiplexer is directed from one of various inputs
- Used in implementation of Boolean functions
- Used in communication systems, **Computer Memory, Telephone Network, Transmission from the Computer System of a Satellite**

## A two-to-one-line multiplexer

- It connects one of two 1-bit sources to a common destination.




(a) Logic diagram

- The circuit has two data input lines, one output line, and one selection line  $S$ .
- When  $S = 0$ , the upper AND gate is enabled and  $I_0$  has a path to the output.
- When  $S = 1$ , the lower AND gate is enabled and  $I_1$  has a path to the output.
- The multiplexer acts like an electronic switch that selects one of two sources.

### Block Diagram

- It is depicted by a wedge-shaped symbol shown below:



(b) Block diagram


**Q** A multiplexer is a logic circuit that (NET-JUNE-2011)

- (A) accepts one input and gives several outputs
- (B) accepts many inputs and gives many output
- (C) accepts many inputs and gives one output
- (D) accepts one input and gives one output

**Ans: c**

## Case study of 4 to 1

- Each of the four inputs,  $I_0$  through  $I_3$ , is applied to one input of an AND gate.
- Selection lines  $S_1$  and  $S_0$  are decoded to select a particular AND gate.
- The outputs of the AND gates are applied to a single OR gate that provides the one-line output.



Truth Table


<b>S0</b>	<b>S1</b>	<b>Y</b>
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

Block diagram


### Characteristic equation

$$F(\text{o/p}) = E [(S'_1 S'_0 I_0) + (S'_1 S_0 I_1) + (S_1 S'_0 I_2) + (S_1 S_0 I_3)]$$

### Implementation/Realization



**Q** Consider a 4-to-1 multiplexer with two select lines  $S_1$  and  $S_0$ , given below




The minimal sum-of-products form of the Boolean expression for the output F of the multiplexer is (**Gate-CS-2014-Set-1**) (2 Marks)

- (A)  $P'Q + QR' + PQ'R$       (B)  $P'Q + P'QR' + PQR' + PQ'R$   
(C)  $P'QR + P'QR' + QR' + PQ'R$       (D)  $PQR'$

**Answer:** (A)


**Q** The Boolean expression for the output 'f' of the multiplexer shown below is (**GATE-2010**) (2 Marks)



- (A)  $(P \oplus Q \oplus R)'$       (B)  $P \oplus Q \oplus R$       (C)  $(P + Q + R)'$       (D)  $P + Q + R$

**Answer:** (B)

**Q** Consider the following multiplexor where 10, 11, 12, 13 are four data input lines selected by two address line combinations A1A0 = 00, 01, 10, 11 respectively and f is "the output of the multiplexor. EN is the enable input. (**Gate-CS-2002**) (2 Marks)




The function  $f(x, y, z)$  implemented by the above circuit is :

- (A)  $xyz'$       (B)  $xy + z$       (C)  $x + z$       (D) None of these

**Answer: (A)**


**Q** Consider the circuit in below figure.  $f$  implements (GATE-1996) (2 Marks)



- (A)  $(ABC)' + A'BC' + ABC$       (B)  $A + B + C$       (C)  $A \oplus B \oplus C$       (D)  $AB + BC + CA$

**Answer: (C)**

**Q** Consider the two cascaded 2-to-1 multiplexers as shown in the figure. (GATE-2016) (2 Marks)




The minimal sum of products form of the output X is

- (A)  $\bar{P}\bar{Q} + PQR$
- (B)  $\bar{P}Q + QR$
- (C)  $PQ + \bar{P}\bar{Q}R$
- (D)  $\bar{Q}\bar{R} + PQR$

**Answer:** (D)

**Q** Consider the below circuit and find the output function  $f(x, y, z)$ . (NET-JUNE-2012)




- (A)  $xz' + xy + y'z$
- (C)  $xz + xy + y'z'$

**Ans:** a

- (B)  $xz' + xy + y'z'$
- (D)  $xz + xy' + y'z$

**Q** The following circuit implements a two-input AND gate using two 2-1 multiplexers. (GATE-2007) (1 Marks)




What are the values of  $X_1$ ,  $X_2$ ,  $X_3$ ?

- (A)  $X_1=b$ ,  $X_2=0$ ,  $X_3=a$
- (C)  $X_1=a$ ,  $X_2=b$ ,  $X_3=1$

Answer: (A)

- (B)  $X_1=b$ ,  $X_2=1$ ,  $X_3=b$
- (D)  $X_1=a$ ,  $X_2=0$ ,  $X_3=b$


Q Consider the circuit above. Which one of the following options correctly represents  $f(x, y, z)$ ? (Gate-CS-2006) (2 Marks)



- (A)  $xz' + xy + y'z$
- (B)  $xz' + xy + (yz)'$
- (C)  $xz + xy + (yz)'$
- (D)  $xz + xy' + y'z$

Answer: (A)

Q The circuit shown below implements a 2-input NOR gate using two 2-4 MUX (control signal 1 selects the upper input). What are the values of signals x, y and z? (GATE-2005) (2 Marks)



(A) 1, 0, B


(B) 1, 0, A

(C) 0, 1, B

(D) 0, 1, A

**Answer: (D)**

**Q** Consider the circuit shown below. The output of a 2:1 Mux is given by the function  $(ac' + bc)$ ? (GATE-2001) (2 Marks)



Which of the following is true?

(A)  $f = x_1' + x_2$

(B)  $f = x_1'x_2 + x_1x_2'$

(C)  $f = x_1x_2 + x_1'x_2'$

(D)  $f = x_1 + x_2'$

**Answer: (C)**

**Q** Suppose only one multiplexer and one inverter are allowed to be used to implement any Boolean function of n variables. What is the minimum size of the multiplexer needed? (Gate-CS-2007) (2 Marks)

(A)  $2^n$  line to 1-line

(C)  $2^{n-1}$  line to 1-line

(B)  $2^{n+1}$  line to 1 line

(D)  $2^{n-2}$  line to 1 line

**Answer: (C)**


**Q (NET-DEC-2009)**

In order to implement a  $n$  variable switching function, a MUX must have :

- (A)  $2^n$  inputs      (B)  $2^n + 1$  inputs      (C)  $2^{n-1}$  inputs      (D)  $2^n - 1$  inputs

**Ans: a**

**Q** The majority function is a Boolean function  $f(x, y, z)$  that takes the value 1 whenever a majority of the variables  $x, y, z$  and 1. In the circuit diagram for the majority function shown below, the logic gates for the boxes labelled P and Q are, respectively? (GATE-2006) (2 Marks)



- (A) XOR, AND


Answer: (D)

- (B) XOR, XOR

- (C) OR, OR

- (D) OR, AND


## NOT GATE



Truth Table

x	f
0	1
1	0


## AND GATE



Truth Table

x	y	f	$f \rightarrow y$
0	0	0	$f = 0$
0	1	0	
1	0	0	$f = y$
1	1	1	


## OR GATE




Truth Table

x	y	f	$f \rightarrow y$
0	0	0	$f = y$
0	1	1	
1	0	1	$f = 1$
1	1	1	


## NAND GATE




## NOR GATE



## EX-OR GATE



## EX-NOR GATE




## Multiplexer Expansion

(Implementation of Higher order MUX using lower order MUX)

<b>Given:</b>	$m \times 1$
<b>Target:</b>	$n \times 1$
<b>No of levels(K)</b>	$\log_m n$
<b>No of Mux at <math>i^{\text{th}}</math> level (<math>x_i</math>)</b>	$(n/m_i)$
<b>Total Mux required</b>	$\sum_{i=1}^{i=k} x_i$
<b>Maximum capacity</b>	$m^k \times 1$


### a) 4 : 1 MUX using 2 : 1 MUX

2 : 1 MUX are required to implement 4 : 1 MUX.



### b) 16 : 1 MUX using 4 : 1 MUX

Inputs



Q how many 4X1 Mux are required in order to construct 128X1?

Q how many 8X1 Mux are required in order to construct 4096X1?


Q If 4 input multiplexers drive a 4-input multiplexer, we get a: (NET-DEC-2008)

- (A) 16 input MUX
- (B) 8 input MUX
- (C) 4 input MUX
- (D) 2 input MUX

Ans: a


## Demultiplexer

- A DeMux is a combinational circuit, which is used in data communication and serial to parallel conversation. It is conceptually same as Mux just with reverse logic.




Sa

## 1 to 2 Demultiplexer



Scanned with  
CamScanner


S <sub>0</sub>	O <sub>0</sub>	O <sub>1</sub>
0	I	0
1	0	I



Scanned with  
CamScanner




## 1 to 4 Demultiplexer



Scanned with  
CamScanner


$S_1$	$S_0$	$O_0$	$O_1$	$O_2$	$O_3$
0	0	I	0	0	0
0	1	0	I	0	0
1	0	0	0	I	0
1	1	0	0	0	I



Scanned with  
CamScanner


## Decoder

- Decoders are also combinational circuits logically we can say a DeMux can be converted into a decoder by setting input line as enable line and selection line as input lines.
- A decoder is a combinational circuit that decodes binary information from  $n$  input lines to a maximum of  $2^n$  unique output lines.
- If the  $n$ -bit coded information has unused combinations, the decoder may have fewer than  $2^n$  outputs.
- The decoders are called  $n$ -to- $m$ -line decoders, where  $m \leq 2^n$ .
- Their purpose is to generate the  $2^n$  (or fewer) minterms of  $n$  input variables. Each combination of inputs will assert a unique output.




Scanned with  
CamScanner

## 1-to-2 Decoder




Scanned with  
CamScanner




Scanned with  
CamScanner

## 2-to-4 Decoder



Scanned with  
CamScanner



Scanned with  
CamScanner

## Combinational Logic Implementation

- Any combinational circuit with n inputs and m outputs can be implemented with an n -to- $2^n$  -line decoder and m OR gates.
- The procedure for implementing a combinational circuit by means of a decoder and OR gates requires that the Boolean function for the circuit be expressed as a sum of minterms.
- A decoder is then chosen that generates all the minterms of the input variables. The inputs to each OR gate are selected from the decoder outputs according to the list of minterms of each function.


### **Q Implementation of a full adder with a decoder**

From the truth table of the full adder, we obtain the functions for the combinational circuit in sum-of-minterms form:

$$S(x, y, z) = \sum (1, 2, 4, 7)$$


$$C(x, y, z) = \sum (3, 5, 6, 7)$$

- Since there are three inputs and a total of eight minterms, we need a three-to-eight-line decoder.



- The decoder generates the eight minterms for x, y, and z .
- The OR gate for output S forms the logical sum of minterms 1, 2, 4, and 7.
- The OR gate for output C forms the logical sum of minterms 3, 5, 6, and 7.

### **Q What Boolean function does the circuit below realize? (GATE-2006) (2 Marks)**



(A)  $xz + x'z'$


Answer: (B)

(B)  $xz' + x'z$

(C)  $x'y' + yz$

(D)  $xy + y'z'$

## Decoder Expansion



Scanned with  
CamScanner

Scan

DATE \_\_\_\_\_  
PAGE \_\_\_\_\_

$\Rightarrow$  If the target is  $m \times n$  & the base is  $P^{\times q}$ ,

$$\text{D) No. of levels} \rightarrow (k) = \left\lceil \frac{m}{P} \right\rceil$$

② No. of decoders at level 'i'

$$= \left( \frac{n}{q^{k-i+1}} \right)$$

$$\textcircled{3} \quad \text{Total decoders} = \sum_{i=1}^k (x_i)$$

④ Max. capacity of decoder with k-level  
=  $(P \times k) \times q^k$




Scanned with  
CamScanner

**Q** How many 3-to-8-line decoders with an enable input are needed to construct a 6-to-64-line decoder without using any other logic gates? (GATE-2007) (2 Marks)



## Answer: (C)

**Example:** Two 3-to-8-line decoders with enable inputs connected to form a 4-to-16-line decoder.




- When  $w = 0$ , the top decoder is enabled and the other is disabled.
- The bottom decoder outputs are all 0's, and the top eight outputs generate minterms 0000 to 0111.


When  $w = 1$ , the enable conditions are reversed: The bottom decoder outputs generate minterms 1000 to 1111, while the outputs of the top decoder are all 0's

## Encoder

- Encoder performs the inverse operation of a decoder.
- An encoder has  $2^n$  (or fewer) input lines and n output lines.
- The output lines, as an aggregate, generate the binary code corresponding to the input value.




## 2-to-1 Encoder



Scanned with  
CamScanner

$I_1$	$I_0$	$O_0$
0	1	0
1	0	1

## 4-to-2 Encoder



Scanned with  
CamScanner

$I_3$	$I_2$	$I_1$	$I_0$	$O_1$	$O_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

$$O_0 = I_0'I_1'(I_2 \oplus I_3)$$

$$O_1 = I_0'I_2'(I_1 \oplus I_3)$$

## Priority Encoder

- A priority encoder is an encoder circuit that includes the priority function.
- The operation of the priority encoder is such that if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.
- In a priority encoder more than one input can be high at a time.

$I_3 < I_2 < I_1 < I_0$

$I_3$	$I_2$	$I_1$	$I_0$	$O_1$	$O_0$
0	0	0	1	0	0
0	0	1	d	0	1
0	1	d	d	1	0
1	d	d	d	1	1

$$O_0 = I_2 + I_3$$

$$O_1 = I_3 + I_1 I_2'$$

**Q Match the terms in List - I with the options given in List - II: (NET-JULY-2018)**

List - I	List - II
(1) Decoder	(i) 1 line to $2^n$ lines
(2) Multiplexer	(ii) n lines to $2^n$ lines
(3) De multiplexer	(iii) $2^n$ lines to 1 line
	(iv) $2^n$ lines to $2^n-1$ lines

	1	2	3
a)	ii	i	iii
b)	ii	iii	i
c)	ii	i	iv
d)	iv	ii	i

**Q** In the following truth table, V = 1 if and only if the input is valid. (GATE-2013) (2 Marks)

Inputs				Outputs		
D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	X <sub>0</sub>	X <sub>1</sub>	V
0	0	0	0	x	x	0
1	0	0	0	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1


What function does the truth table represent?

- (A) Priority encoder      (B) Decoder      (C) Multiplexer      (D) Demultiplexer

Answer: (A)

## SEQUENTIAL CIRCUITS

- Sequential Circuits consists of a combinational circuit to which storage elements are connected to form a feedback path. The storage elements are devices capable of storing binary information.
  - The binary information stored in these elements at any given time defines the state of the sequential circuit at that time. The sequential circuit receives binary information from external inputs that, together with the present state of the storage elements, determine the binary value of the outputs.
  - A sequential circuit is specified by a time sequence of inputs, outputs, and internal states.



$$f(x_n, y_{n-1}) = y_n$$

**Q** The output of a sequential circuit depends on (NET-JUNE-2014)

- (A)** present input only      **(B)** past input only  
**(C)** both present and past input      **(D)** past output only

## Types of Sequential Circuits

There are two main types of sequential circuits:

- Synchronous Sequential Circuits
  - Asynchronous Sequential Circuits


## Latches

- *Latch means to hold something or something which do not change. latches are the basic building blocks of any flip flop and they are capable of holding 1 bit until necessary. Storage elements that operate with signal levels are referred to as latches. Latches are level sensitive devices.*

### SR Latch

### NOR Latch

- The SR latch is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates, and two inputs labeled S for set and R for reset.




- Outputs  $Q_n$  and  $Q_n'$  are normally the complement of each other.

## Function table for SR latch

S	R	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

- When both inputs are equal to 1 at the same time, a condition in which both outputs are equal to 0 (rather than be mutually complementary) occurs.
- If both inputs are then switched to 0 simultaneously, the device will enter an unpredictable or undefined state or a metastable state.

### NAND Latch



S	R	$Q_n$	$Q_{n+1}$
0	0	0	X
0	0	1	X
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

**Q** In an SR latch made by cross-coupling two NAND gates, if both S and R inputs are set to 0, then it will result in (GATE-2004) (2 Marks)

- (A)  $Q = 0, Q' = 1$     (B)  $Q = 1, Q' = 0$     (C)  $Q = 1, Q' = 1$     (D) Indeterminate states

**Answer:** (D)

**Q** A latch is constructed using two cross-coupled (NET-JUNE-2011)

- |                        |                |
|------------------------|----------------|
| (A) AND and OR gates   | (B) AND gates  |
| (C) NAND and NOR gates | (D) NAND gates |

Ans: d

## Flip flop


- Latches are the basic circuits from which all flip-flops are constructed.
- Latches are level sensitive devices; flip-flops are edge-sensitive devices.
- *Storage elements that operate with signal levels are referred to as latches; those controlled by a clock transition are flip-flops.*
- ***The storage elements (memory) used in clocked sequential circuits are called flipflops.***
- A flip-flop is a binary storage device capable of storing one bit of information. In a stable state, the output of a flip-flop is either 0 or 1(it is called bistable multivibrator).
- A flip-flop is said to be stable if it has complementary behavior.

## Why Flip-Flops are used in sequential circuits

- The key to the proper operation of a flip-flop is to trigger it ***only during a signal transition.***
- This can be accomplished by eliminating the feedback path that is inherent in the operation of the sequential circuit using latches. A clock pulse goes through two transitions: from 0 to 1 and the return from 1 to 0.
- The way that a latch can be modified to form a flip-flop.
  - To produce a flip-flop that triggers only during a signal transition (from 0 to 1 or from 1 to 0) of the synchronizing signal (clock) and is disabled during the rest of the clock pulse.

## SR flip flop

- The operation of the basic SR latch can be modified by providing an additional input signal(clock) that determines (controls) when the state of the latch can be changed by determining whether S and R (or S and R) can affect the circuit.
- It consists of the basic SR latch and two additional AND gates. The control input CP/CLK / E<sub>n</sub> acts as an enable signal for the other two inputs.
- The outputs of the AND gates stay at the 0 as long as the enable signal remains at 0 as one input of AND gate gets 0 resulting in 0 as output. When the enable input goes to 1, information from the S or R input is allowed to affect the latch.



### Truth Table

S	R	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X


### Function Table

S	R	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	X

### Characteristics Equation

SR	00	01	11	10
Q	0	0	x	1
	1	1	x	1

$$Q_{n+1} = S + R' Q_n$$



### Excitation Table

$Q_n$	$Q_{n+1}$	S	R
0	0	0	d
0	1	1	0
1	0	0	1
1	1	d	0

**Q** Which of the following input sequences for a cross-coupled R-S flip-flop realized with two NAND gates may lead to an oscillation? (GATE-2007) (2 Marks)

- (A) 11, 00      (B) 01, 10      (C) 10, 01      (D) 00, 11

**Answer:** (D)

**Q** In RS flip-flop, the output of the flip-flop at time (t+1) is same as the output at time t, after the occurrence of a clock pulse if: (NET-JULY-2018)


- a) S=R=1      b) S=0, R=1      c) S=1, R=0      d) S=R=0

**Ans:** d


## JK flip flop

- SR flip flop when both S and R = 1, results in invalid output. To resolve the problem, we use JK Flip Flop. We take a feedback from the outputs.

### Circuit Diagram



### Block Diagram



Truth Table

J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

## Function Table

J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$Q'_n$

## Characteristics Equation


$JK$	$J'K'$	$J'K$	$JK$	$JK'$
$Q_{n+1}$				
$Q'_n$			1	1
$Q_n$	1			1

$$Q_{n+1} = J Q'_n + K' Q_n$$

## Excitation Table

$Q_n$	$Q_{n+1}$	J	K
0	0	0	d
0	1	1	d
1	0	d	1
1	1	d	0

## State Diagram



Q (NET-DEC-2009)

The characteristic equation of a JK flip flop is :


- |   |   |
|---|---|
| (A) $Q_{n+1} = J \cdot Q_n + K \cdot Q_n$ | (B) $Q_{n+1} = J \cdot \bar{Q}_n + \bar{K} \cdot Q_n$ |
| (C) $Q_{n+1} = Q_n \cdot J \cdot K$       | (D) $Q_{n+1} = (J + k)Q_n$                            |

Ans: b

## T(Toggle) flip flop

- The T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when inputs J and K are tied together.

### Graphical Symbol




### Truth Table

T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

## Function Table

T	Q <sub>n+1</sub>
0	Q <sub>n</sub>
1	Q' <sub>n</sub>

## Characteristics Equation




$$Q_{n+1} = T Q'_n + T' Q_n$$

$$Q_{n+1} = T \oplus Q_n$$

## Excitation Table

Q <sub>n</sub>	Q <sub>n+1</sub>	T
0	0	0
0	1	1
1	0	1
1	1	0

## State Diagram



**Q** The characteristic equation of a T flip flop is given by: (NET-JUNE-2008)

- |                              |                          |
|------------------------------|--------------------------|
| (A) $Q_{N+1} = TQ_N$         | (B) $Q_{N+1} = T + Q_N$  |
| (C) $Q_{N+1} = T \oplus Q_N$ | (D) $Q_{N+1} = T' + Q_N$ |

**Ans: c**

**Q** The characteristic equation of a T flip-flop is: (NET-DEC-2004)


- |                                |                         |
|--------------------------------|-------------------------|
| (A) $Q_{n+1} = TQ'_n + T' Q_n$ | (B) $Q_{n+1} = T + Q_n$ |
| (C) $Q_{n+1} = TQ_n$           | (D) $Q_{n+1} = T'Q'_n$  |

**Ans. A**

## D flip flop

- The D (Data/Delay) flip-flop, tracks the input at D and produces the same value as output.

### Graphical Representation




### Truth Table

D	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0
0	1	0
1	0	1
1	1	1

### Function Table

D	Q <sub>n+1</sub>
0	0
1	1


## Characteristics Equation



## Excitation Table

$Q_n$	$Q_{n+1}$	$D$
0	0	0
0	1	1
1	0	0
1	1	1

## State Diagram



**Q** The characteristic equation of D flip-flop is: (NET-DEC-2008)

- (A)  $Q=1$       (B)  $Q=0$       (C)  $Q=D'$       (D)  $Q=D$

**Ans: d**

**Q** The characteristic equation of the D flip-flop is: (NET-DEC-2006)

- (A)  $Q_{n+1} = D$       (B)  $Q = D$       (C)  $Q = 1$       (D)  $Q = 0$

**Ans: b**

**Q** When an inverter is placed between both inputs of an S-R flip flop, the resulting flip flop is: (NET-DEC-2005)

- (A) JK flip-flop      (B) D flip-flop  
 (C) T flip-flop      (D) None of these

**Ans: b**

**Q** Which of the following flip-flops is free from race condition? (NET-JUNE-2014)

- (A) T flip-flop      (B) SR flip-flop  
 (C) Master-slave JK flip-flop      (D) None of the above

**Ans: c**



## Flip Flops Conversion

### Steps involved in conversion of a Given Flip Flop to Target Flip Flop

1. We will require the **Characteristics Table** of *target flip flop*.
2. We will require the **Excitation Table** of *given flip flop*.
3. Determine the excitation values for characteristics table.
4. Obtain the expressions for input of given flip flop in terms of target.

### Convert D Flip Flop to T Flip Flop

- Characteristics table of T- Flip Flop

T	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0
0	1	1
1	0	1
1	1	0

- Excitation Table of D flip flop

Q <sub>n</sub>	Q <sub>n+1</sub>	D
0	0	0
0	1	1
1	0	0
1	1	1

- Excitation values for characteristics table


T	Q <sub>n</sub>	Q <sub>n+1</sub>	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

- Obtaining simplified expression

T	Q <sub>n</sub>	D
0	0	0


0	1	1
1	0	1
1	1	0

### Using K-Map to Simplify



$$D = Q_n \oplus T$$

### Block Diagram



## Convert T flip flop to JK flip flop

- Characteristics Table of JK flip Flop

J	K	$Q_n$	$Q_{n+1}$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

- Excitation table of T flip flop

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0


- Excitation values for characteristics table

J	K	$Q_n$	$Q_{n+1}$	T
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	0	1
1	0	0	1	1
1	0	1	1	0
1	1	0	1	1
1	1	1	0	1


- Obtaining simplified expression

J	K	$Q_n$	T
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1


1	0	1	0
1	1	0	1
1	1	1	1



### Block Diagram



Q Consider the following state diagram and its realization by a JK flip flop



The combinational circuit generates  $J$  and  $K$  in terms of  $x$ ,  $y$  and  $Q$ . The Boolean expressions for  $J$  and  $K$  are : (GATE-2008) (2 Marks)

- (A)  $(x \oplus y)'$  and  $x' \oplus y'$
- (B)  $(x \oplus y)'$  and  $x \oplus y$
- (C)  $x \oplus y$  and  $(x \oplus y)'$
- (D)  $x \oplus y$  and  $x \oplus y$

**Answer:** (D)

## Why Latches are not used as storage elements

- When latches are used for the storage elements, a serious difficulty arises.
  - The state transitions of the latches start as soon as the clock pulse changes to the logic-1 level, as they are level sensitive.
  - The new state of a latch appears at the output while the pulse is still active. This output is connected to the inputs of the latches through the combinational circuit. If the inputs applied to the latches change while the clock pulse is still at the logic-1 level, the latches will respond to new values and a new output state may occur.
  - The result is an unpredictable situation, since the state of the latches may keep changing for as long as the clock pulse stays at the active level.
- Because of this unreliable operation, the output of a latch cannot be applied directly or through combinational logic to the input of the same or another latch when all the latches are triggered by a common clock source.

## STORAGE ELEMENTS: FLIP – FLOPS

- The state of a latch or flip-flop is switched by a change in the control input. This momentary change is called a **trigger**, and the transition it causes is said to trigger the flip-flop.

### Response to clock pulses


## Basics of counters

- A counter is a sequential circuit that goes through a predetermined sequence of binary states upon the application of input pulses. The gates in the counter are connected in such a way as to produce the prescribed sequence of states.
- The sequence of states may follow the binary number sequence or any other sequence of states.
- A counter that follows the binary number sequence is called a binary counter.
- An  $n$ -bit binary counter consists of  $n$  flip-flops and can count in binary from 0 through  $2^n - 1$ .
- Counters are available in two categories: **Ripple counters (asynchronous)** and **synchronous counters**.

## Synchronous Counters

- When all the flip flops are triggered by same clock

**Example:** Find out the counting sequence for the counter below



The characteristics equation for JK Flip Flop is:

- $Q_{n+1} = JQ'_n + K'Q_n$

The characteristics equation for T Flip Flop is:

- $Q_{n+1} = Q_n \oplus T$

Now we find the values for  $Q_{0N}$  and  $Q_{1N}$  using the above equations:

$$Q_{0N} = Q_{1P} Q'_{0P} + Q'_1 Q_{0P} = Q_{0P} \oplus Q_{1P}$$

$$Q_{1N} = Q_{1P} \oplus 1$$

Now we can easily fill the table as


Present State		Next State	
$Q_{1P}$	$Q_{0P}$	$Q_{1N}$	$Q_{0N}$
0	0	1	0
0	1	1	1
1	0	0	1
1	1	0	0

sequence is:

$0 \rightarrow 2 \rightarrow 1 \rightarrow 3 \rightarrow 0$

The counting

**Q** Consider the following circuit involving three D-type flip-flops used in a certain type of counter configuration. (GATE-2011) (2 Marks)



If at some instance prior to the occurrence of the clock edge, P, Q and R have a value 0, 1 and 0 respectively, what shall be the value of PQR after the clock edge?

- (A) 000                          (B) 001                          (C) 010                          (D) 011

**Answer: (D)**

**Q** Consider the data given in previous question. If all the flip-flops were reset to 0 at power on, what is the total number of distinct outputs (states) represented by PQR generated by the counter? (GATE-2011) (2 Marks)

(A) 3


(B) 4

(C) 5

(D) 6

Answer: (B)

Q The above sequential circuit is built using JK flip-flops initialized with  $Q_2Q_1Q_0 = 000$ . The state sequence for this circuit for the next 3 clock cycle is (GATE-2014) (2 Marks)



(A) 001, 010, 011


(B) 111, 110, 101

(C) 100, 110, 111

(D) 100, 011, 001

Answer: (C)

Q Consider the following circuit (GATE - 2005) (2 Marks)



The flip-flops are positive edge triggered D FFs. Each state is designated as a two-bit string Q<sub>0</sub>Q<sub>1</sub>. Let the initial state be 00. The state transition sequence is:

A)  $00 \rightarrow 11 \rightarrow 01$


B)  $00 \rightarrow 11$

C)  $00 \rightarrow 10 \rightarrow 01 \rightarrow 11$

D)  $00 \rightarrow 11 \rightarrow 01 \rightarrow 10$

**Answer: (D)**

Q Consider a combination of T and D flip-flops connected as shown below. The output of the D flip-flop is connected to the input of the T flip-flop and the output of the T flip-flop is connected to the input of the D flip-flop.




Initially, both  $Q_0$  and  $Q_1$  are set to 1 (before the 1<sup>st</sup> clock cycle). The outputs (GATE-2017) (2 Marks)

- (A)  $Q_1Q_0$  after the 3<sup>rd</sup> cycle are 11 and after the 4<sup>th</sup> cycle are 00 respectively
- (B)  $Q_1Q_0$  after the 3<sup>rd</sup> cycle are 11 and after the 4<sup>th</sup> cycle are 01 respectively
- (C)  $Q_1Q_0$  after the 3<sup>rd</sup> cycle are 11 and after the 4<sup>th</sup> cycle are 11 respectively
- (D)  $Q_1Q_0$  after the 3<sup>rd</sup> cycle are 11 and after the 4<sup>th</sup> cycle are 01 respectively

**ANSWER B**

Q Consider the circuit given below with initial state  $Q_0 = 1$ ,  $Q_1 = Q_2 = 0$ . The state of the circuit is given by the value  $4Q_2 + 2Q_1 + Q_0$




Which one of the following is the correct state sequence of the circuit? (GATE-2001) (2 Marks)

- (A) 1,3,4,6,7,5,2      (B) 1,2,5,3,7,6,4      (C) 1,2,7,3,5,6,4      (D) 1,6,5,7,2,3,4

Answer: (B)

Q Consider the sequential circuit shown in the figure, where both flip-flops used are positive edge-triggered D flip-flops.

Consider the sequential circuit shown in the figure, where both flip-flops used are positive edge-triggered D flip-flops.



The number of states in the state transition diagram of this circuit that have a transition back to the same state on some value of "in" is \_\_\_\_\_. (GATE-2018) (2 Marks)

(Answer-2)

Q The minimum number of D flip-flops needed to design a mod-258 counter is (GATE-2011) (1 Marks)

ANSWER 9

Q The number of flip-flops required to design a modulo - 272 counter is: (NET-JUNE-2015)

- (a) 8      (b) 9      (c) 27      (d) 11

Ans: 2

Q In order to build a MOD-18 counter, the minimum number of flip flops needed is equal to: (NET-DEC-2007)

- (A) 18      (B) 9      (C) 5      (D) 4

Ans: c

**Example: Design a synchronous counter for sequence:  $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 0$ , using T flip flop.**

**State transition table logic:**

PRESENT STATE	NEXT STATE
0	1
1	2
2	3
3	0


Present State		Next State	
$Q_{1p}$	$Q_{0p}$	$Q_{1N}$	$Q_{0N}$
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0

**State transition table for given sequence:**


**Excitation of T flip flops**

Present State		Next State		Excitation	
$Q_{1p}$	$Q_{0p}$	$Q_{1N}$	$Q_{0N}$	$T_1$	$T_0$
0	0	0	1	0	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	0	0	1	1

On  $T_0$  we will need to give high voltage every time but for  $T_1$  we will find the value in terms of Q using K-Map



The counter that we designed is:



**Example:** Design a synchronous counter for sequence:  $0 \rightarrow 1 \rightarrow 2 \rightarrow 3 \rightarrow 0$ , using D flip flop.

**State transition table logic:**

PRESENT STATE	NEXT STATE
0	1
1	2
2	3
3	0


Present State		Next State	
$Q_{1P}$	$Q_{0P}$	$Q_{1N}$	$Q_{0N}$
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0

**State transition table for given sequence:**


**Excitation of D flip flops**

Present State		Next State			
$Q_{1P}$	$Q_{0P}$	$Q_{1N}$	$Q_{0N}$	$D_1$	$D_0$
0	0	0	1	0	1
0	1	1	0	1	0
1	0	1	1	1	1
1	1	0	0	0	0

For  $D_0$  and  $D_1$  we will find the value in terms of Q using K-Map



The counter designed is:



**Example: Design synchronous counter for sequence:  $0 \rightarrow 1 \rightarrow 3 \rightarrow 4 \rightarrow 5 \rightarrow 7 \rightarrow 0$ , using T flip-flop.**

**State transition table logic:**

PRESENT STATE	NEXT STATE
0	1
1	3
3	4
4	5
5	7
7	0

State transition table for given sequence:

PRESENT STATE			NEXT STATE		
Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>3(n+1)</sub>	Q <sub>2(n+1)</sub>	Q <sub>1(n+1)</sub>
0	0	0	0	0	1
0	0	1	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	1
1	1	1	0	0	0

For **T flip-flop** – If value of Q changes either from 0 to 1 or from 1 to 0 then input for T flip-flop is 1 else input value is 0.


We draw input table of all T flip-flops by using the excitation table of T flip-flop.

PRESENT STATE			NEXT STATE					
Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>3(n+1)</sub>	Q <sub>2(n+1)</sub>	Q <sub>1(n+1)</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>
0	0	0	0	0	1	1	0	0
0	0	1	0	1	1	0	1	0
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1	0
1	1	1	0	0	0	1	1	1

*Sample*

## Finding the counting sequences

Example: Find the counting sequence for the given counter.



**State transition table:**

Present State		Next State	
$Q_{1P}$	$Q_{0P}$	$Q_{1N}$	$Q_{0N}$
0	0		
0	1		
1	0		
1	1		

Now, to find the values for the next state we will determine the values of  $Q_{0N}$  and  $Q_{1N}$  using the diagram:

$$Q_{0N} = Q_{1P}$$

$$Q_{1N} = Q_{0P}$$

Now we can easily fill the values of Next states as:

Present State		Next State	
$Q_{1P}$	$Q_{0P}$	$Q_{1N}$	$Q_{0N}$
0	0	0	0


0	1	1	0
1	0	0	1
1	1	1	1

Now we can  
the counting sequence as:

$0 \rightarrow 0, 1 \rightarrow 2, 2 \rightarrow 1, 3 \rightarrow 3$

clearly get

**Q** Consider the partial implementation of a 2-bit counter using T flip-flops following the sequence 0-2-3-1-0, as shown below (GATE-2004) (2 Marks)



To complete the circuit, the input X should be

- (A)  $Q_2'$       (B)  $Q_2 + Q_1$       (C)  $(Q_1 \oplus Q_2)'$       (D)  $Q_1 \oplus Q_2$

Answer: (D)

**Q** The next state table of a 2-bit saturating up-counter is given below. (GATE-2017) (2 Marks)

$Q_1$	$Q_0$	$Q_1^+$	$Q_0^+$
0	0	0	1
0	1	1	0
1	0	1	1
1	1	1	1

The counter is built as synchronous sequential circuit using T flip-flops. The value for T1 and T0 are

- $$(C) T_1 = Q_1 + Q_0 \quad T_0 = Q'_1 + Q'_0$$

$$\text{(D)} \quad T_1 = Q'_1 Q_0 \quad T_0 = Q_1 + Q'_0$$

## Answer: (B)

**Q** A binary 3-bit down counter uses J-K flip-flops, FF<sub>i</sub> with inputs J<sub>i</sub>, K<sub>i</sub> and outputs Q<sub>i</sub>, i = 0, 1, 2 respectively. The minimized expression for the input from following, is (NET-JAN-2017)

- I.  $J_0 = K_0 = 0$
  - II.  $J_0 = K_0 = 1$
  - III.  $J_1 = K_1 = Q_0$
  - IV.  $J_1 = K_1 = Q_0'$
  - V.  $J_2 = K_2 = Q_1 Q_0$
  - VI.  $J_2 = K_2 = Q_1' Q_0'$



**Ans: d**

Q (NET-DEC-2009)

A reduced state table has 18 rows. The minimum number of Flips flops needed to implement the sequential machine is :



**Q** Synchronization is achieved by a timing device called a \_\_\_\_\_ which generates a periodic train of \_\_\_\_\_. (NET-DEC-2013)

- (A) clock generator, clock pulse  
(B) master generator, clock pulse  
(C) generator, clock  
(D) master clock generator, clock pulse

**Ans: a**

**Q** What is the maximum counting speed of a 4-bit binary counter which is composed of Flip-Flop with a propagation delay of 25ns? (NET-JUNE-2007)

## Asynchronous counters

SYNCHRONOUS COUNTER	ASYNCHRONOUS COUNTER
In synchronous counter, all flip flops are triggered with same clock simultaneously.	In asynchronous counter, different flip flops are triggered with different clock, not simultaneously.
Synchronous Counter is faster than asynchronous counter in operation. $T_{delay} = TFF + TCC$	Asynchronous Counter is slower than synchronous counter in operation. $T_{delay} = n \times TFF + TCC$ $T_{clk} \geq T_{delay}$
Synchronous Counter is also called Serial Counter.	Asynchronous Counter is also called Parallel Counter.
Synchronous Counter designing as well implementation are complex due to increasing the number of states.	Asynchronous Counter designing as well as implementation is very easy.
Synchronous Counter will operate in any desired count sequence.	Asynchronous Counter will operate only in fixed count sequence (UP/DOWN).
Synchronous Counter examples are: Ring counter, Johnson counter.	Asynchronous Counter examples are: Ripple UP counter, Ripple DOWN counter.
A synchronous sequential circuit is a system whose behavior can be defined from the knowledge of its signals at discrete instants of time.	The behavior of an asynchronous sequential circuit depends upon the input signals at any instant of time and the order in which the inputs change.
Hardware Realization (IC fabrication) is difficult	Hardware Realization (IC fabrication) is easy

**Q** Advantage of synchronous sequential circuits over asynchronous ones is (NET-JUNE-2010)

(A) faster operation

(C) lower hardware requirement

(B) ease of avoiding problems due to hazard

(D) better noise immunity


**Ans: b**

Sanchit Jain

# RIPPLE COUNTERS

- A binary ripple counter consists of a series connection of complementing flip-flops, with the output of each flip-flop connected to the C input of the next higher order flip-flop.
- The flip-flop holding the least significant bit receives the incoming count pulses.
- A complementing flip-flop can be obtained from a JK flip-flop with the J and K inputs tied together or from a T flip-flop.

## Binary Ripple Counter using T- Flip Flop



**Q** A ripple counter is a (n): (NET-AUG-2016)

- (a) Synchronous Counter
- (c) Parallel counter

**Ans: b**


- (b) Asynchronous counter
- (d) None of the above

**Q** A binary ripple counter is required to count up to 16383. How many flip-flops are required? (NET-SEPT-2013)

- (A) 16382
- (B) 8191
- (C) 512
- (D) 14

**Ans d**

**Q** In the sequential circuit shown below, if the initial value of the output Q<sub>1</sub>Q<sub>0</sub> is 00, what are the next four values of Q<sub>1</sub>Q<sub>0</sub>? (GATE-2010) (2 Marks)




- (A) 11, 10, 01, 00

**Answer: (A)**

- (B) 10, 11, 01, 00

- (C) 10, 00, 01, 11
- (D) 11, 10, 00, 01

**Q** What are the final values of Q<sub>1</sub> and Q<sub>0</sub> after 4 clock cycles, if initial values are 00 in the sequential circuit shown below: (NET-DEC-2013)



- (A) 11

- (B) 10

- (C) 01

- (D) 00


**Ans: d**

**Q** In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be \_\_\_\_\_ on the rising edge of the clock. (NET-JULY-2016)

- (a) No change      (b) Set      (c) Reset      (d) Toggle

**Ans: d**

**Q** What does the following logic diagram represent? (NET-JULY-2018)



- (a) Synchronous Counter  
(c) Combinational Circuit

- (b) Ripple Counter  
(d) Mod 2 Counter

**Q** Which of the following is a sequential circuit? (NET-JULY-2016)

- (a) Multiplexer      (b) Decoder      (c) Counter      (d) Full adder

**Ans: c**

**Self-Starting Counter:** - A counter is said to be self-starting if it provides the counting sequence irrespective of initial state.

**Free running counter:** - a counter is said to be free running If it maintains all possible states in the counting sequence.


- 0 → 3 → 2 → 1 → 0 (SS, FR)
- 0 → 1 → 3 → 2 → 1 (SS)
- 0 → 3 → 0, 1 → 2 → 3 (SS)
- 0 → 1 → 2 → 0, 3 → 3
- 0 → 1 → 2 → 3 → 4 → 5 → 6 → 2, 7 → 6 (SS)
- 1 → 3 → 4 → 5 → 6 → 2 → 1, 7 → 6 (SS)

**Conclusion:** -

if a counter is free running, it is also self-starting, but vice-versa not required to be true.


## Restricted mod counter

Q Consider a restricted mod counter and find what sequence it is counting?



Mod 5

Q Consider a restricted mod counter and find what sequence it is counting?



mod 11

## Registers

- Registers are basically storing devices which are also designed using basic element called flip-flop.
- D-flip-flop are most popular choice for register because they don't perform any functionality and output is simply based on current input so, they act as a buffer.
- Apart from storing registers sometimes also be used in performing basic mathematical operation like multiply by 2 by left shift and divide by 2 by right shift.
- A register is a group of flip-flops, each one of which shares a common clock (Synchronous). A n-bit register consists of a group of n flip-flops capable of storing n bits of binary information.
- Main idea of registers is to act as a pure storage device, can be classified based on construction type like siso, siro, piso, piro. The bits stored in such registers can be made to move within the registers and in/out of the registers by applying clock pulses.
- The registers which will shift the bits to left are called "Shift left registers".
- The registers which will shift the bits to right are called "Shift right registers".


## Shift Register Types & Operations

There are four different modes in which registers operate.

- Serial In-Serial Out (SISO)
- Serial In-Parallel Out (SIPO)
- Parallel In-Serial Out (PISO)
- Parallel In- Parallel Out (PIPO)

## Serial In-Serial Out (SISO)

- The shift register, which allows serial input (one bit after the other through a single data line) and produces a serial output is known as Serial-In Serial-Out shift register.
- Since there is only one output, the data leaves the shift register one bit at a time in a serial pattern, thus the name Serial-In Serial-Out Shift Register.




- The main use of a SISO is to act as a delay element.
- In SISO registers to provide  $n$  bit data serially in it requires  $n$  clock pulse and to provide serial output it requires  $n - 1$  clock pulses.

Sequence	Input	$Q_2$	$Q_1$	$Q_0$	Output
1	1	1	Q	Q	Q
2	1	1	1	Q	Q
3	0	0	1	1	1
4	Q	Q	0	1	1
5	Q	Q	Q	0	0

## Serial-In Parallel-Out shift Register (SIPO)


- The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register.



- The circuit consists of four D flip-flops which are connected.
- The output of the first flip flop is connected to the input of the next flip flop and so on.
- They are used in communication lines where demultiplexing of a data line into several parallel lines is required because the main use of the SIPO register is to convert serial data into parallel data.
- In SIPO registers to provide n bit data serially in it requires n clock pulse and to provide parallel output it requires 0 clock pulses.

## Parallel-In Serial-Out Shift Register (PISO)


- The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and produces a serial output is known as Parallel-In Serial-Out shift register.



- The circuit consists of four D flip-flops which are connected.
- The clock input is directly connected to all the flip flops but the input data is connected individually to each flip flop through a multiplexer at the input of every flip flop.
- The output of the previous flip flop and parallel data input are connected to the input of the MUX and the output of MUX is connected to the next flip flop.
- In PISO register to provide parallel input it requires 1 clock pulse and to provide serial output ( $n-1$ ) clock.
- A Parallel in Serial out (PISO) shift register us used to convert parallel data to serial data.

## Parallel-In Parallel-Out Shift Register (PIPO)

- The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and also produces a parallel output is known as Parallel-In parallel-Out shift register.




- The circuit consists of four D flip-flops which are connected.
- In this type of register, there are no interconnections between the individual flip-flops since no serial shifting of the data is required.
- Data is given as input separately for each flip flop and in the same way, output also collected individually from each flip flop.
- A Parallel in Parallel out (PIPO) shift register is used as a temporary storage device and like SISO Shift register it acts as a delay element.
- For parallel input it requires 1 clock pulse and for parallel output it requires 0 clock.

	No of clock(write)	No of clock (Read)	total
SISO	n	n-1	2n-1
SIPO	n	0	n
PISO	1	n-1	n
PIPO	1	0	1

**Q** Consider a 32-bit shift register which uses a clock of 1 GHz. If register is operated in SISO mode, find total time required to perform loading and reading?

- a) 1 ns      b) 31 ns      c) 32 ns      d) 63 ns

**Q** Consider the circuit in the diagram. The  $\oplus$  operator represents Ex-OR. The D flipflops are initialized to zeroes (cleared). **(GATE-2006) (2 Marks)**




The following data: 100110000 is supplied to the “data” terminal in nine clock cycles. After that the values of  $q_2q_1q_0$  are:

## Ring Counter/ Straight Ring Counter

### 4-Bit Ring Counter

- A ring counter is a circular shift register with only one flip-flop being set at any particular time; all others are cleared.
- The single bit is shifted from one flip-flop to the next to produce the sequence of timing signals.
- Output of the last flip-flop is connected to the input of the first flip-flop in case of ring counter.
- **No. of states in Ring counter = No. of flip-flop used**



### Truth Table


CLK	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
0	1	0	0	0

- Number of unused states in Ring Counter is  $2^n - n$

## Johnson Counter/ twisted ring counter/ switch-tail ring counter/ walking ring counter

- A k-bit ring counter circulates a single bit among the flip-flops to provide k distinguishable states.
- The number of states can be doubled if the shift register is connected as a switch-tail ring counter. A switch-tail ring counter is a circular shift register with the complemented output of the last flip-flop connected to the input of the first flip-flop.

### Logic Diagram



### Truth Table

CLK	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
0	0	0	0	0

- In general, a k-bit switch-tail ring counter will go through a sequence of  $2k$  states.
- Ring counters are often used in hardware design (e.g. [ASIC](#) and [FPGA](#) design) to create [finite-state machines](#).
- A general disadvantage of ring counters is that they are lower density codes than normal [binary encodings](#) of state numbers. A binary counter can represent  $2^N$  states, where N is the number of bits in the code, whereas a straight ring counter can represent only N states and a Johnson counter can represent only  $2N$  states. This may be an important consideration in hardware implementations where registers are more expensive than combinational logic.

**Q** Consider a 4-bit Johnson counter with an initial value of 0000. The counting sequence of this counter is **(GATE-2015) (2 Marks)**

**(A)** 0, 1, 3, 7, 15, 14, 12, 8, 0

**(B)** 0, 1, 3, 5, 7, 9, 11, 13, 15, 0

**(C)** 0, 2, 4, 6, 8, 10, 12, 14, 0

**(D)** 0, 8, 12, 14, 15, 7, 3, 1, 0

**Answer:** **(D)**

**Q** what will be the number of states when a mod-2 counter is followed by a mod-5 counter? **(NET-JULY-2019)**

a) 5


b) 10

c) 15

d) 20

## Basics

- Main idea in number system is counting and representation of quantity
- In stone age or even today the basic idea of counting in Unary counting
  - Remember how we started counting on fingers and using abacus
  - How can we use it for counting sheep or anything?
- But when we want to count larger quantity in anything, day to day life, business, maths or research, we cannot work with unary system
- So next popular system we use in real life is decimal system, may be because we have 10 fingers on our hands, in history different cultures have been using base 10 for general purpose counting, Indian, British, roman, Arabic etc.
- Thought **Aryabhata (3500 years back)** was the first one known to extensively worked on the idea of zero, pie, number system, trigonometry, quadratic equations, astronomy etc.
- It seems in Indian culture we were working on very complex math from much early time, Aryabhata was maybe first one, who have properly written and published his understanding, and some of his work even reached today
- Coming to two number system



Number System	Base or Radix	Digits or symbols
Binary	2	0,1
Octal	8	0,1,2,3,4,5,6,7

Number System	Base or Radix	Digits or symbols
Unary	1	0/1
Decimal	10	0,1,2,3,4,5,6,7,8,9

- Formally speaking number system is an ordered set of symbols called digits, from (0 to r-1) if r is this base or radix of the system with rules defined for performing arithmetic operations.
- So, point to be noted is we cannot use a digit higher than r-1 in base r
- Every digit should be of single number, we may get confuse
- In case a binary number usually becomes so large so better idea is to club digits in a group of three or four, leading to octal hexadecimal
- Collection of digits makes a number which has two parts integer and fractional, separated by a Radix point (decimal point)
- The number system we use for counting are weighted number and the idea is
- $N (a_{n-1} a_{n-2} a_{n-3} \dots \dots a_1 a_0 . a_{-1} a_{-2} \dots a_{-m})$

Samu'

## **Decimal Number System:**

- Decimal Number System is a base-10 system that has ten digits: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9.
- The decimal number system is said to be of base, or radix, 10 because it uses 10 digits and the coefficients are multiplied by powers of 10.
- This is the base that we often use in our day to day life.
- Example:  $(7,392)_{10}$ , where 7,392 is a shorthand notation for what should be written as  $7 * 10^3 + 3 * 10^2 + 9 * 10^1 + 2 * 10^0$
- In General, a number with a decimal point is represented by a series of coefficients:
  - $a_5 a_4 a_3 a_2 a_1 a_0 . a_{-1} a_{-2} a_{-3}$
- Thus, the preceding decimal number can be expressed as:
  - $10^5 a_5 + 10^4 a_4 + 10^3 a_3 + 10^2 a_2 + 10^1 a_1 + 10^0 a_0 + 10^{-1} a_{-1} + 10^{-2} a_{-2} + 10^{-3} a_{-3}$
- The decimal number system is said to be of base, or radix, 10 because it uses 10 digits and the coefficients are multiplied by powers of 10.

## Binary Number System

- The coefficients of the binary number system have only two possible values: 0 and 1.
- Each coefficient  $a_j$  is multiplied by a power of the radix, e.g.,  $2^j$ , and the results are added to obtain the decimal equivalent of the number.
- Example:  $(11010.11)_2$  value in Decimal?
  - $1 * 2^4 + 1 * 2^3 + 0 * 2^2 + 1 * 2^1 + 0 * 2^0 + 1 * 2^{-1} + 1 * 2^{-2} = 26.75$
- Similarly, there can be many bases and they can be easily converted to decimal number system.
- An example of a base-5 number is  $(4021.2)_5 = 4 * 5^3 + 0 * 5^2 + 2 * 5^1 + 1 * 5^0 + 2 * 5^{-1} = (511.4)_{10}$

## Octal Number System

- The octal number system is a base-8 system that has eight digits: 0, 1, 2, 3, 4, 5, 6, 7.
- Example:  $(127.4)_8 = 1 * 8^2 + 2 * 8^1 + 7 * 8^0 + 4 * 8^{-1} = (87.5)_{10}$

## Hexadecimal Number System

- The *letters of the alphabet* are used to supplement the 10 decimal digits when the base of the number is greater than 10.
- For example, in the hexadecimal (base-16) number system, the first 10 digits are borrowed from the decimal system. The letters A, B, C, D, E, and F are used for the digits 10, 11, 12, 13, 14, and 15, respectively.
- Example:  $(B65F)_{16} = 11 * 16^3 + 6 * 16^2 + 5 * 16^1 + 15 * 16^0 = (46,687)_{10}$
- The hexadecimal system is used commonly by designers to represent long strings of bits in the addresses, instructions, and data in digital systems.

## NUMBER-BASE CONVERSIONS

### Decimal to Binary Conversion

- Example: Convert decimal 41 to binary.

	<b>Integer Quotient</b>		<b>Remainder</b>	<b>Coefficient</b>
$41/2 =$	20	+	$\frac{1}{2}$	$a_0 = 1$
$20/2 =$	10	+	0	$a_1 = 0$
$10/2 =$	5	+	0	$a_2 = 0$
$5/2 =$	2	+	$\frac{1}{2}$	$a_3 = 1$
$2/2 =$	1	+	0	$a_4 = 0$
$1/2 =$	0	+	$\frac{1}{2}$	$a_5 = 1$

- Therefore, the answer is  $(41)_{10} = (101001)_2$
- Example: Convert  $(0.6875)_{10}$  to binary.
- First, 0.6875 is multiplied by 2 to give an integer and a fraction. Then the new fraction is multiplied by 2 to give a new integer and a new fraction. The process is continued until the fraction becomes 0 or until the number of digits has sufficient accuracy.

	<b>Integer</b>		<b>Fraction</b>	<b>Coefficient</b>
$0.6875 \times 2 =$	1	+	0.3750	$a_{-1} = 1$
$0.3750 \times 2 =$	0	+	0.7500	$a_{-2} = 0$
$0.7500 \times 2 =$	1	+	0.5000	$a_{-3} = 1$
$0.5000 \times 2 =$	1	+	0.0000	$a_{-4} = 1$

- Therefore, the answer is  $(0.6875)_{10} = (0. a_{-1} a_{-2} a_{-3} a_{-4})_2 = (0.1011)_2$ .

### Decimal to Octal

- Example: Convert decimal 153 to octal.
- The required base r is 8. First, 153 is divided by 8 to give an integer quotient of 19 and a remainder of 1. Then 19 is divided by 8 to give an integer quotient of 2 and a remainder of 3. Finally, 2 is divided by 8 to give a quotient of 0 and a remainder of 2.

153	
19	1
2	3
0	$2 = (231)_8$

- Example: Convert  $(0.513)_{10}$  to octal.

$$0.513 \times 8 = 4.104$$

$$0.104 \times 8 = 0.832$$

$$0.832 \times 8 = 6.656$$

$$0.656 \times 8 = 5.248$$

$$0.248 \times 8 = 1.984$$

$$0.984 \times 8 = 7.872$$

- The answer is:  $(0.513)_{10} = (0.406517\ldots)_8$
- Some point to remember
- The conversion of decimal numbers with both integer and fraction parts is done by converting the integer and the fraction separately and then combining the two answers.
- Example:  $(41.6875)_{10} = (101001.1011)_2$

## OCTAL AND HEXA DECIMAL NUMBERS

- Binary to Octal

- The conversion from binary to octal is easily accomplished by partitioning the binary number into groups of three digits each, starting from the binary point and proceeding to the left and to the right. The corresponding octal digit is then assigned to each group.

- Example:

$$(10 \quad 110 \quad 001 \quad 101 \quad 011 \quad \cdot \quad 111 \quad 100 \quad 000 \quad 110)_2 = (26153.7406)_8$$

2    6    1    5    3              7    4    0    6

- Binary to Hexadecimal

- Conversion from binary to hexadecimal is similar, except that the binary number is divided into groups of four digits:

- Example:

$$(10 \quad 1100 \quad 0110 \quad 1011 \quad \cdot \quad 1111 \quad 0010)_2 = (2C6B.F2)_{16}$$

2    C    6    B              F    2

- Octal to Binary

- Each octal digit is converted to its three-digit binary equivalent.

- Example:

$$(673.124)_8 = (110 \quad 111 \quad 011 \quad \cdot \quad 001 \quad 010 \quad 100)_2$$

6    7    3              1    2    4

- Hexadecimal to Binary

- Each hexadecimal digit is converted to its four-digit binary equivalent.

$$(306.D)_{16} = (0011 \quad 0000 \quad 0110 \quad \cdot \quad 1101)_2$$

3    0    6              D

# Conversion

- Basic idea is we want to convert from any base to any base
  - To do that first we convert from any base to decimal and then from decimal to any base
  - But if the base is in the power to 2, then we can use base to two convert which is relatively easy

$$N_r = a_{n-1}r^{n-1} + a_{n-2}r^{n-2} + a_{n-3}r^{n-3} + \dots + a_1r^1 + a_0r^0 + a_{-1}r^{-1} + \dots + a_{-m}r^{-m}$$

$$Value = \sum_{i=-m}^{n-1} a_i \cdot r^i$$

- Strength of a system-conversion between two systems
  - Basic asthmatic in other number system

**Q** The hexadecimal equivalent of the binary integer number 110101101 is: (NET-JULY-2018)



**Ans: (d)**

**Q** Consider a quadratic equation  $x^2 - 13x + 36 = 0$  with coefficients in a base  $b$ . The solutions of this equation in the same base  $b$  are  $x = 5$  and  $x = 6$ . Then  $b = \underline{\hspace{2cm}}$ . (GATE-2017) (2 Marks)

ANSWER- 8

**Q** The representation of the value of a 16-bit unsigned integer X in hexadecimal number system is BCA9. The representation of the value of X in octal number system is \_\_\_\_\_. (GATE-2015) (2 M. L.)

(GATE-2017) (2 M)  
ANSWER - 100071

Q) Let  $m = (313)_4$  and  $n = (322)_4$ . Find the base 4 expansion of  $m+n$ . (NET-NOV-2017)

- $$(a) (635)_4 \quad (b) (32312)_4 \quad (c) (21323)_4 \quad (d) (1301)_4$$

Aps: d

**Q** The Octal equivalent of the binary number 1011101011 is: (NET-NOV-2017)



**Ans: (b)**

**Q** Convert the octal number 0.4051 into its equivalent decimal number. (NET-JAN-2017)

- (a) 0.5100098      (b) 0.2096      (c) 0.52      (d) 0.4192

**Ans:** a

**Q** The hexadecimal equivalent of the octal number 2357 is: (NET-JAN-2017)

- (a) 2EE      (b) 2FF      (c) 4EF      (d) 4FE

**Ans:** c

**Q** The octal number 326.4 is equivalent to (NET-AUG-2016)

- (a)  $(214.2)_{10}$  and  $(D6.8)_{16}$       (b)  $(212.5)_{10}$  and  $(D6.8)_{16}$   
(c)  $(214.5)_{10}$  and  $(D6.8)_{16}$       (d)  $(214.5)_{10}$  and  $(D6.4)_{16}$

**Ans:** c

**Q** The equivalent hexadecimal notation for octal number 2550276 is (NET-JUNE-2015)

- (a) FADED      (b) AEOBE      (c) ADOBE      (d) ACABE

**Ans:** c

**Q** Consider the equation  $(123)_5 = (x8)_y$  with x and y as unknown. The number of possible solutions is \_\_\_\_\_. (GATE-2014) (2 Marks)

**ANSWER 3**

The base (or radix) of the number system such that the following equation holds is \_\_\_\_\_.

$$\frac{312}{20} = 13.1$$

(GATE-2014) (2 Marks)

**ANSWER 5**

**Q** Given that  $(292)_{10} = (1204)_x$  in some number system x. The base x of that number system is (NET-DEC-2013)

- (A) 2      (B) 8      (C) 10      (D) None of the above

**Ans:** d

**Q** The number of 1's present in the binary representation of  $10 \times 256 + 5 \times 16 + 5$  is (NET-JUNE-2011)

- (A) 5      (B) 6      (C) 7      (D) 8

**Ans:** b

**Q** The hexadecimal number equivalent to  $(1762.46)_8$  is (NET-JUNE-2011)

- (A) 3F2.89                          (B) 3F2.98                          (C) 2F3.89                          (D) 2F3.98

**Ans: b**

**Q** The decimal number equivalent of  $(4057.06)_8$  is **(NET-DEC-2010)**



**Ans: d**

**Q** How many 1's are present in the binary representation of  $3 \times 512 + 7 \times 64 + 5 \times 8 + 3$

(NET-DEC-2009)



**Ans: b**

**Q (1217)<sub>8</sub> is equivalent to (GATE-2009) (2 Marks)**

- A. $(1217)_{16}$       B. $(028F)_{16}$       C. $(2297)_{10}$       D. $(0B17)_{16}$

**Ans: b**

**Q** The answer of the operation  $(10111)_2 * (1110)_2$  in hex equivalence is (NET-DEC-2009)



Anscombe

**Q (NET-JUNE-2009)**

The octal equivalent of hexadecimal  $(A.B)_{16}$  is :



**Q** The octal equivalent of the hexadecimal number FF is: (NET-JUNE-2008)



**Ans: C**

**Q** Let  $r$  denote number system radix. The only value(s) of  $r$  that satisfy the

equation  $\sqrt{121_r} = 11_r$  is/are (GATE-2008) (2 Marks)

(C) decimal 10 and 11

(D) any value > 2

Answer: (D)

Q How many 1's are present in the binary representation of  $15 \times 256 + 5 \times 16 + 3$ : (NET-JUNE-2007)

(A) 8

(B) 9

(C) 10

(D) 11

Q The number of 1's present in the binary representation of  $(3 \times 512 + 7 \times 64 + 5 \times 8 + 3)_{10}$  is: (NET-JUNE-2006)

(A) 8

(B) 9

(C) 10

(D) 11

Ans: b

Q The hexadecimal representation of  $657_8$  is (CS-2005) (1 Marks)

(A) 1AF

(B) D78

(C) D71

(D) 32F

Answer: (A)

Q Which of the following is divisible by 4? (NET-DEC-2005)

(A) 100101100

(B) 1110001110001

(C) 11110011

(D) 10101010101010

Ans: a

Q  $(101011)_2 = (53)_b$ , then b is equal to: (NET-JUNE-2005)

(A) 4

(B) 8

(C) 10

(D) 16

Q The number  $(123456)_8$  is equivalent to (GATE-2004) (1 Marks)

(A) (A72E)<sub>16</sub> and (22130232)<sub>4</sub>

(B) (A72E)<sub>16</sub> and (22131122)<sub>4</sub>

(C) (A73E)<sub>16</sub> and (22130232)<sub>4</sub>

(D) (A62E)<sub>16</sub> and (22120232)<sub>4</sub>

Answer: (A)

Q Suppose x and y are two Integer Variables having values 0x5AB6 and 0x61CD respectively. The result (in hex) of applying bitwise operator AND to x and y will be: (NET-DEC-2004)

(A) 0x5089

(B) 0x4084

(C) 0x78A4

(D) 0x3AD1

Ans. B

**Q** Two numbers are chosen independently and uniformly at random from the set {1, 2, ..., 13}. The probability (rounded off to 3 decimal places) that their 4-bit (unsigned) binary representations have the same most significant bit is \_\_\_\_\_. (GATE-2019) (2 Marks)

**Q** What will be no of digits required to represent 123-bit binary no into a decimal no?

**Ans**

Q. what will be No. of digits required to represent 123 bit binary no. into a decimal no.?

$$(\leftarrow \overbrace{\quad\quad\quad}^{123} \rightarrow)_2 = (\leftarrow \overbrace{\quad\quad\quad}^x \rightarrow)_{10}$$

$$\begin{aligned} 2^{123} &= 10^x \\ (2 \cdot 2 \cdot 2)^{121} &= \\ (8)^{121} &\approx (10)^x \end{aligned}$$

largest possible No. in any system -

$$\begin{array}{ccc} \textcircled{n}_2 & \xleftarrow[\text{convert}]{\quad} & \textcircled{n}_1 \text{ bits} \\ r_2 & & r_1 (\text{base}) \end{array} \Rightarrow r_1^{n_1} - 1$$

$$\begin{aligned} \Rightarrow r_1^{n_1} - 1 &= r_2^{n_2} - 1 \\ 2^{123} - 1 &= (10)^{n_2} - 1 \end{aligned}$$

$$\begin{aligned} \text{Taking log, } 123 &= n_2 \log_2 10 \\ \Rightarrow n_2 &= \frac{123}{3.2} \end{aligned}$$

\* If we have 2 different no. system, one with  $r_1$  base & other with  $r_2$  base,  $r_1$  has  $n_1$  &  $r_2$  has  $n_2$  bits.

then

$$r_1^{n_1} - 1 = r_2^{n_2} - 1$$

