

FORMULA SERIES

ONE SHOT FOR COMPLETE CS

TOC & CO

OS & ALGO

DF

CN

DMGT

Math

C & DSA

DBMS
& COA



EARLY BIRD OFFER



FLAT 50%
OFF

JOIN THE UMMEED & SANGRAM BATCH FOR GATE DS & AI 2025/26 STARTING ON 9 FEB'24



FOR GATE - CSIT, DSAI & PLACEMENTS SUBSCRIPTION*

OFFER LIKE NEVER BEFORE

SKU	LISTING PRICE PLUS	OFFER PRICE PLUS	LISTING PRICE ICONIC	OFFER PRICE ICONIC
12 MONTHS	₹39,998	₹19,999	₹59,998	₹29,999
24 MONTHS	₹49,998	₹24,999	₹69,998	₹34,999
36 MONTHS	₹59,998	₹29,999	₹79,998	₹39,999

Hurry ! Offer valid till 10th FEB

For more details, Call 85 85 85 85 85

Use code **CSDA**
for maximum discount

*T&C apply, as applicable on the platform

UMMEED

Batch for GATE DS & AI 2025



FEBRUARY 9TH

3T/E Hinglish



DS & AI



We Start With:

Probability by Rahul Sir at 6:00 PM

Enroll Now

Use Code
CSDA



Ankit
Doyla



Khaleel Ur
Rehman Khan



Chandan
Jha



Pankaj
Sharma



Rahul
Joshi



Mallesham
Devsane



Satish
Yadav



Vijay Kumar
Agarwal

SANGRAM

Batch for GATE DS & AI **2026**




FEBRUARY 9TH

3T/E Hinglish



DS & AI



We Start With:

Python by Pankaj Sharma

Enroll Now

Use Code
CSDA

For more details, contact **8585858585**



Ankit
Doyla



Khaleel Ur
Rehman Khan



Chandan
Jha



Pankaj
Sharma



Rahul
Joshi




Mallesham
Devsane



Satish
Yadav



Vijay Kumar
Agarwal



**Nothing can stop you from chasing
your GATE - DS & AI dream!**

Get started with no-cost EMI & 0% interest on the loan,
for as low as ₹2,100 per month*

- ✓ Approval in 2 hours
- ✓ Minimal paperwork
- ✓ Flexible tenures



*T&C Apply, as available on the platform | Call 8585858585 for more details

START

CoA

- ① Introduction of CoA
- ② MC Instn & Addressing Mode
- ③ Floating Point Representation
- ④ ALU Data Path & Control Unit
- ⑤ Pipelining
- ⑥ Cache Memory
- ⑦ Secondary Memory & I/O Org.

① Introduction of COA

(i) PC Value

Word } Addressable
Byte }

⇒ Interrupt occurs During the execution

Ii

then what Return address
push into the Stack ?

② Memory Concept

$2^n \times m \Rightarrow n$ is # A.L
 m is # D.L

$$2^{10} = 1\text{k}$$

$$2^{20} = 1\text{M}$$

$$2^{30} = 1\text{G}$$

$$2^{40} = 1\text{T}$$

$$2^{50} = 1\text{P}$$

$$2^{60} = 1\text{E}$$

$$2^1 = 2$$

$$2^2 = 4$$

$$2^3 = 8$$

$$2^4 = 16$$

$$2^5 = 32$$

$$2^6 = 64$$

$$2^7 = 128$$

$$2^8 = 256$$

$$2^9 = 512$$

$$2^{10} = 1024$$

1 Byte = 8 bit


1 Nibble = 4 bit

① $4\text{mByte} \Rightarrow 2 \cdot 2^{20} \text{Byte}$


$\Rightarrow 2^{22} \text{Byte}$

Address = 22 bit

$$8GB \Rightarrow 2^3 \cdot 2^{30} \Rightarrow 2^{33} \Rightarrow 33\text{bit Address}$$



1 Word = 32bit [4Byte]



$$2W \Rightarrow 2 \times 4\text{Byte} = 8\text{Byte}$$

1km = 1000 meter

Km → meter
meter → km


1GBit Processor
32bit

Byte Ordering

Endian Mechanism

① Little Endian

② Big Endian



32 bit Processor \Rightarrow 4 Byte

- ① Little Endian : Right to Left
- ② Big Endian : Left to Right

32-bit Processor Starting address : 100

0001 0001

(15, 25, 29, 11)H

Little Endian

103	102	101	100
15	25	29	11

Big Endian

103	102	101	100
11	29	25	15

② MIC & AM.

n bit opcode $\Rightarrow 2^n$ operation



Instn size = 16 bit
LKB Memory \Rightarrow AF = 10 bit

$$\text{OPCode} = 16 - 10 = 6 \text{ bit}$$

$$\text{Total # operation} = 2^6 = 64$$

50 operation

↓
OpCode = 6 bit



Asking ?

Instruction size = ?

Immediate field = bit ?

Total Memory size by the Program = ?

Range [unsigned] = 0 to $2^n - 1$

32 Register


Reg AF = 5bit

IMByte

Mem AF = 20bit

Expand opcode Technique

①




Primitive \Rightarrow Free

②



Derived $\Rightarrow x \times 2$ Free

③



(next)
Further Derived
 $10-6$
 $y \times 2$

Free

Expand Opcode Technique:

~~Start from Primitive Instn~~ \Rightarrow [lowest | smallest opcode bit]
~~Steps~~

① Total # operation

② Free _{OPCODE} \Rightarrow Total - Given (in the Question)

$$\text{Derived Instn (Total Operation)} = \text{Free OPCode} \times 2^{\text{Increment bit in opcode}}$$

ADDRESSING MODE \Rightarrow EA [Effective Address]

① Immediate AM




Direct | Absolute AM :



1 Mem Ref.

Indirect AM



2 Mem Ref.

Immediate AM \rightarrow I | #

Direct AM : []

Indirect AM \rightarrow @ | [()]

Register AM \rightarrow Reg Name .

- ① Immediate AM — Constant
- ② Direct AM — Variable
- ③ Indirect AM — Pointer
- ④ Index AM — Array.
- ⑤ Base Reg AM — Reallocation
- ⑥ AutoDecr/Increment — Loop.

Displacement AM

PC Relative AM

2marks
GATE

Assume

$$\text{EA} \quad (\text{Target Address}) = \text{Current PC Value} + \overset{(\text{AF})}{\text{OFFSET}} \quad (\text{Relative Value})$$

i 1000
i+4 1012 - i
1016

R.V \Rightarrow +ve : Forward Jumping

R.V = -ve Backward Jumping.

③ Floating Point Representation

E/BE



S
→ 0 (+ve)
↓ 1 (-ve)

E ⚗ Bias Exponent

$$E = e + \text{bias}$$

OR

$$BE = AE + \text{bias}$$

M: Mantissa

Exponent = k bit

$$\text{bias} = 2^{k-1}$$

$$E = 4 \text{ bit}$$
$$\text{bias} = 2^{4-1}$$

OR

Excess - 8

bias = 8

k: # exponent bit

$$2^{k-1} = 8 \Rightarrow 2^{k-1} = 2^3 \Rightarrow k-1 = 3$$

$$\text{bias} = 2^{4-1} = 8$$

K = 4



Explicit Rep.

$O \cdot L \dots \times 2^e$

$(-1)^S O \cdot M \times 2^e$

$(-1)^S O \cdot M \times 2^e$

$$E = e + \text{bias}$$

$$e = E - \text{bias}$$


Implicit Rep.

$L \cdot \text{Something} \times 2^e$

$(-1)^S L \cdot M \times 2^e$

$(-1)^S L \cdot M \times 2^e$

IEEE 754 Floating Point



$$\text{bias} = 2^{8-1} - 1$$


$$\boxed{\text{bias} = 127}$$

$$\text{bias} = 2^{11-1} - 1$$


$$\boxed{\text{bias} = 1023}$$

Single Precision


0000 0000
 $E = 0$



111 1111
 $E = 255$




Double Precision



Right Alignment = 2^{+ve}

Left Alignment = 2^{-ve} .



④

ALU DATA Path & control Unit

Micro operation

Micro Program

Fetch

Direct AM

Indirect AM

Interrupt

Working of Computer

MUX Role

Control Unit

① Hardwired CU

$CS \Rightarrow \text{S.O.P}$ [Sum of Product]

$$S_5 = T_1(I_1 + I_3)$$

②

→ microProgrammed CU.



Horizontal

$$8\text{ bit} \Rightarrow 8\text{ CS}$$

$$16\text{ CS} \Rightarrow 16\text{ bit}$$

Control Signal

Decoded Format
(Horizontal mping)

$$\begin{cases} 1\text{ bit} \Rightarrow 1\text{ CS} \\ N\text{ CS} \Rightarrow N\text{ bit} \end{cases}$$

Vertical

$$8\text{ bit} \Rightarrow 2^8 = 256\text{ CS}$$

$$16\text{ CS} \Rightarrow \lceil \log_2 16 \rceil = 4\text{ bit}$$

Encoded Format
(vertical mping)


$$n\text{ bit} = 2^n\text{ CS}$$

$$N\text{ CS} \Rightarrow \log_2 N\text{ bit}$$

⑤

Cache Memory

$$T_{avg} = \frac{HIT}{Ratio} \times \frac{\text{Time taken}}{\text{when Cache hit}} + \frac{MISS}{Ratio} \left(\frac{\text{Time taken}}{\text{when Cache miss}} \right)$$



Simultaneous

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 t_2 + (1-h_1)(1-h_2) h_3 t_3$$

Hierarchical

$$T_{avg} = h_1 t_1 + (1-h_1) h_2 (t_2 + t_1) + (1-h_1)(1-h_2) (t_m + t_2 + t_1)$$

2 Level CM & MM

$$T_{avg} = h_{tc} + (1-h) (t_m + t_c)$$

(6e)

$$T_{avg} = t_c + (1-h) t_m$$



- ① Mapping Technique
- ② Replacement Algo
- ③ Cache Updating Tech.
- ④ Multi Level Cache

Direct Mapping



$$\text{Word OFFSET} = \log_2 \text{Block Size}$$

$$\# \text{Lines} = \frac{\text{CM Size}}{\text{Block Size}}$$

$$L.O = \log_2 \# \text{Lines}$$


$$TAG = P.A - (L.O + W.O)$$

$$K \bmod N = j$$

K: mm Request
N: # CM Lines

j: Cache Address
CM Line Number

Set Associative Mapping



$$\# \text{SET} = \frac{\# \text{Lines}}{N\text{-way}}$$


$$S.O = \lceil \log_2 \# \text{SET} \rceil$$

$$TAG = P.A - (S.O + W.O)$$

$$K \bmod S = i$$

S: # SETS.

Fully Associative mapping



No Mapping function.

TAG bit in Set Associative

$$\text{TAG bits} = \text{Tag bits in Direct Mapping} + \lceil \log_2 N \text{ way} \rceil$$

Direct Mapping

$$\# \text{Tag} = \frac{\text{MM Size}}{\text{CM Size}}$$

$$\text{Tag bits} = \lceil \log_2 \# \text{Tags} \rceil$$

Replacement Algo


① FIFO ② LRU ③ Direct Mapping

④ N way Set Associative with LRU.

① Compulsory | First Reference | Cold Start Miss

② Conflict | Collision Miss

③ Capacity Miss



$$\left. \begin{array}{c} 15 \\ 25 \\ 15 \\ 25 \\ 15 \\ 25 \end{array} \right\} \text{MOD10} = 5 = M - R$$

$= 5 \Rightarrow A$
 $= 5 = A$
 $M - R$
 $M \rightarrow B$
 $M - R \rightarrow B$
 $M \rightarrow B$

Cache Updating Technique

- Write Through ..
- ↳ Write Back 
 - (Extra bits)
 - Dirty bit

Multilevel Cache

Local Miss Rate

Global Miss Rate



Pipelining

$$ET_{PIPE} = [k + (n-1)] \cdot tp$$

k: # Stage | # Segment

n: # Task | # Instn

tp: Each Stage Delay in Pipeline

$$ET_{NP} = n \cdot tn$$

tn: Each Instn ET in Non Pipeline

$$\frac{S}{\text{Performance Gain}} = \frac{\text{Performance of Pipe}}{\text{Performance of Non Pipe}}$$

$$S = \frac{n \cdot tn}{[k + (n-1)] \cdot tp}$$

$$\Rightarrow \frac{1/ET_{PIPE}}{1/ET_{NonPi}} \Rightarrow \frac{ET_{NP}}{ET_{PIPE}}$$

$$S = \frac{tn}{tp}$$

n is very large

n is NOT given

Ideal Case

Uniform Delay

$$t_p = \text{Stage Delay}$$

If Buffer Delay

$$t_p = SD + BD$$

$$\text{efficiency} = \frac{S}{K}$$

S: Speedup Factor

K: #Stage

Non Uniform

$$t_p = \max(\text{Stage Delay})$$

If Buffer Delay

$$t_p = \max \left(\begin{array}{l} \text{Stage Delay} \\ SD + BD \\ \text{Buffer Delay} \end{array} \right)$$

Throughput : Rate of O/P.

$$n \text{ Instr} \xrightarrow{\text{time}} [k + (n-1)t_p]$$

$$\text{Throughput} = \frac{n}{[k + (n-1)t_p]}$$

In Pipeline

$$\text{Throughput} = \frac{1}{t_p}$$

n is very large
Not given
Ideal Case

$$CPI = 1$$

	<u>Cause</u>	<u>Solution</u>
① Structural Hazards/Dep.	→ Resource Conflict → Result use as Operand	→ Renaming & Resource Replication → H/w Interlock , <u>operand forwarding</u>
② Data Hazards/Dep		
③ Control Hazards/Dep.	→ Branch Instn	→ Delay Branch Branch Predication bit Implementation B.L. Buffer .

$$CPI = L$$

① Structural Dep.

② Data Dep.

Operand Forwarding

ANTI Dep: WAR

OLP Dep : WAW


Control Deb.

$$\text{Avg Dethn ET} = (1 + \# \text{Stalls/Inst}^n) \times \text{cycle time.}$$

$$S = \frac{ET_{NP}}{ET_{PIPE}}$$

When perfectly balanced

$$S = \frac{\text{Pipeline Depth} (\# \text{Stage}) \times \cancel{\text{cycle time}}}{(1 + \# \text{Stall/Inst}^n)} \cancel{\text{cycles}}$$



$$\# \text{stall/inst}^n = .20 \times 2 + .80 \times 0$$

$$= 0.4$$



secondary Memory & I/O

Disk

Platter

↳ Surface

↳ Track

↳ Sector

Disk capacity

Disk Access time = Seek time + Avg Rotational latency + Data transfer time + Overhead (if given)

360 RPM

Data transfer Rate

360 Rotation 1 min (60 sec)

$$1 \text{ Rotation} = \frac{60}{360} = \frac{1}{6}$$

$$R.L = \frac{1}{2} \times \text{Rotation time}$$

$$\Rightarrow \frac{1}{2} \times \frac{1}{6} = \frac{1}{12} \text{ sec}$$

Sectors/track = 256

each Capacity = 8 Byte

360 RPM
1 Rotation = $\frac{1}{6}$ sec

1 Track Capacity = $256 \times 8B \Rightarrow 2^8 \times 2^3 = 2^11B = 2KB$

Data Transfer time

In 1 Rotation \Rightarrow 1 Track.

2KB ————— $\frac{1}{6}$ sec.

1Byte ————— $\frac{1}{6 \times 2K}$ sec

~~x Byte~~

$$\Rightarrow \frac{x \text{ Byte}}{6 \times 2KB} \text{ sec}$$

Data transfer Rate

In 1 Sec How Much Data transferred.

2KB ————— $\frac{1}{6}$ sec

$\frac{1}{6}$ sec ————— 2KB

$$\begin{aligned} \text{In 1 Sec} & \longrightarrow 2KB \times 6 \\ & = \underline{\underline{12KBPS}} \end{aligned}$$

I/O Driven

① Program Driven : No High Speed Interface is used

↳ CPU time ^{depends} ~~Speed~~ of I/O Device

② Interrupt Driven

↳ High speed Interface Chip is used.

CPU time \Rightarrow Depends on High Speed Interface Chip

③ DMA (Direct Memory Access)

→ Highest Priority.

→ Bulk Amount of Data Transfer

without the involvement of CPU.


Virtual Memory Concept

DMA Controller

Count Register → # Byte/Word Transferred.

$\frac{P_{ce}}{T_h} \times R_{cy} =$

Disk Addressing : $\langle C, h, S \rangle$



C : cylinder No
 h : Surface No
 S : Sector

$\langle C, h, S \rangle$

C: cylinder

h: surface

S: sector

(400, 16, 29)

$$\text{Sector Number} = S + ST * h + \underbrace{ST * TC * C}_{SC}$$

ST: #Sectors Per Track

TC: #Tracks Per Cylinder

SC: #Sectors Per Cylinder.

DBMS

- ① FD & Normal Form
- ② Transaction
- ③ ER Model & Foreign key
- ④ Query lang.
- ⑤ File org & Indexing.

① FD & NF

(i) RDBMS → Schema, Arity(Degree), Cardinality, Instance

(ii) FD Concept
& types

If $t_1.x = t_2.x$ then $t_1.y = t_2.y$ must be same

(iii) Attribute closure

(iv) key concept

(v) Candidate key

(vi) Membership set


→ Prime | key Attribute

Non Prime | Non key Attribute


EQUITY b/w QFD.

⑥ Minimal Cover

→ Step 1 : R.H.S : Single Attribute
→ Step 2 L.H.S \Rightarrow Redundant Attribute
→ Step 3 Redundant FD.




Dependency Preserving



Dep Preserving

2NF



Violation of 2NF

Not in 2NF

② all CK are simple CK
then R is in 2NF

3NF

Every Non Trivial FD

$X \rightarrow Y$ is in 3NF

either

X: Super key

OR

Y: key/Prime Attribute

② all attribute are Prime/Key
Attribute then R is in 3NF

BCNF

$X \rightarrow Y$ is in BCNF

X: Super key

② If all keys are simple CK &
R is in 3NF then R is in BCNF

③ Binary Relation (Relation with
2 Attribute) is in BCNF.

②

Transaction Management

A C I D

Serializability

I. Conflict Serializable

- ↳ ① Conflict Equal to Any Serial Schedule
- ↳ ② Convert into Serial Schedule by Swapping of Non Conflict Instn
- ↳ ③ Testing (Precedence Graph Method)
CNC [Cycle Not Conflict]

View Serializable

- ① Initial Read
- ② Final Write
- ③ Write-Read Sequence (Updated Read)

Same on
Each Data
Item in
Schedule Sets!

Problem bcz of Concurrent Execution

- ① WR|Dirty|Uncommit Read Problem
- ② RW Problem
- ③ WW Problem|Lost Update Problem
- ④ Phantom Table Problem.

Recoverability

- Recoverable
- Cascading
- Strict Recoverable

T_1	T_2
$w(A)$	
	$r(A)$
c/r	

• Commit

Recoverable Schedule

Not Free

- From:
 - WR (Uncommitted Read)
 - NW (Lost Update Problem)
 - Cascading Rollback
 - RW Problem.

T_1	T_2
$w(A)$	
	c/r
	$r(A)$


Cascading Schedule

- NO Uncommitted (Dirty) Read
- NO Cascading Rollback
- ~~But~~ NW (Lost Update) Problem
- RW Problem

T_1	T_2
$w(A)$	
c/r	
	$r(A) w(A)$

Strict Recoverable

- No Uncommitted Read
- NO Cascading Rollback
- NO Lost Update (No NW)
- Only RW Problem.



Lock: Last Lock Position
First Unlock



Strict 2PL (2PL + All X Lock Release After Commit | Rollback)

Rigorous 2PL 2PL + All locks (S & X) Release After C/R .

2PL: Ensure Conflict Serializability

- Irrecoverable (Not Recoverability)
- Deadlock
- Starvation .

Strict
2PL

	T ₁	T ₂
X(A)		
C/R		
U(A)		

st(A/x1A)

: Ensure Conflict Serializability

- Ensure Recoverable, Consistent & Strict .
- Deadlock
- Starvation .

Conservative
2PL

: Ensure Conflict Serializability

- Ensure Recoverable, Consistent & Strict .
- No Deadlock .
- Starvation .

Time Stamp Protocol



Time stamp order same as ALL Conflict operation

10	20
T ₁	T ₂
W(A)	
	R(A)
R(B)	
	W(B)

YES its
TSP allowed

Pair order.

10	20
T ₁	T ₂
R(A)	
	W(A)
	W(B)
R(B)	




W₂(B) - R₁(B)

Not TSP

Thomas Write Rule (View Serializability)


$w \rightarrow w$ (Obsolete write Ignored)



$w_2(B) - w_1(B)$ Not allowed under TSP.
But allowed under Thomas Write Rule.

...

③ ER Model & foreign key:



ER model

ER to RDBMS Conversion


1 to Many \Rightarrow 2 Table $E_1(ABC) \& RE_2(DEF \underset{FK}{\underline{A}}) \& LFK$

Many to 1 \Rightarrow 2 Table $E_1R(ABC \overset{FK}{\overset{\leftarrow}{D}}) \& E_2(DEF) \& LFK$

1 to 1 \Rightarrow 2 Table $E_1R(ABCD) \& E_2(DEF) \oplus E_1(ABC) \& E_2R(DEF \underset{LFK}{\underline{A}})$

M to N \Rightarrow 3 Table $E_1(\overset{FK}{ABC}) \quad R(\underset{PK}{\underline{AD}}) \quad E_2(\overset{PK}{DEF})$
 $\therefore \& 2FK$

ER model



ER to RDBMS Conversion


L to Many $\Rightarrow ?$

Many to L $\Rightarrow ?$

L to L \Rightarrow

M to N. \Rightarrow





Foreign key :
↳ Referencing Relation
(Child table)

Referenced (Parent Table)

Note

F.K Contain Duplicates & Null Value.

Note

The Value Present in FK Must be Present
in P.K of the Referenced Relation.

- ① ON DELETE NO ACTION \Rightarrow Deletion Not allowed
- ② ON DELETE CASCADE \Rightarrow Cascadely
- ③ ON DELETE SET NULL.

④

Query language

L.R.A (Basic operators)
(Derived operators)

Basic Operator

- ① Selection (σ)
- ② Projection (Π)
- ③ Union (\cup)
- ④ Cross Product (\times)
- ⑤ Rename (ρ)
- ⑥ Minus ($-$)

Derived Operator

- ① Intersection $R \cap S = R - (R - S)$
- ② JOIN
Outer Join
- ③ Division
Duplic Table.

$$\frac{R(AB)}{S(B)} = \overline{\Pi_A(R)} - \overline{\Pi_A} \left[\overline{\Pi_A(R) \times \Pi_B(S)} - R \right]$$

SQL: Multi set (Bag) $\{1, 1, 2, 2, 2, 3, 3\}$

Aggregate operator

- ① Count
- ② MIN
- ③ MAX
- ④ SUM
- ⑤ AVG

① Aggregate operator first Discard the NULL value.
② Arithmetic operation with NULL give result NULL

$$\text{NULL} + 50 = \text{NULL}$$

ΔN | NOT ΔN

ANY (MIN)

ALL (MAX)

EXISTS & NOT EXIST

True
↓

Intra Query
Non Empty

True
↓

Intra Query Result
Empty

TRC

$T | P(T)$
↑
↑

DMGT

↳ First logic



File org & Indexing.

Unspanned org. \Rightarrow Record belongs to Referred Block

Block Factor = $\left\lfloor \frac{\text{Block Size}}{\text{Record Size}} \right\rfloor$

R: Data Block

Ordered File

Avg Cost

$(\log_2 R)$

Unordered File

Avg Cost = $\frac{R}{2}$

Worst = R

Indexing



One Index Record Size = Size of key + Rp.

Index Block Size = Data File
same same Block size

Index ordered File

$$B_i = \# \text{Index Block}$$

Cost in Index Block : $\lceil \log_2 B_i \rceil$

To fetch Record Using Index File : $\log_2 B_i + 1$

① Dense Index

Index entries = # DB Record

② Sparse Index

Index entries = # DR Block

① P.I (P.k + ordered File)

② C.I (Nonkey + ordered File)

③ S.I (~~Nonkey~~
~~and key~~ + Unordered File)

$$\text{Avg \# Block Access} = n+1$$

(In Multilevel Index)

n: # Level

:

B Tree

ORDER: P

$$P \times B_P + (P-1)[key + R_P] \leq \frac{\text{Block Size}}{size}$$

$$\min B_P = \lceil \frac{P}{2} \rceil$$

$$\max B_P = P$$

$$\min key = \lceil \frac{P}{2} \rceil - 1$$

$$\max keys = P - 1$$

B+ Tree

Internal Node

B_1	k_1	B_2	k_2	\dots	B_{P-1}	k_{P-1}	B_P
-------	-------	-------	-------	---------	-----------	-----------	-------

$$P \times B_P + (P-1) key \leq \frac{\text{Block Size}}{size}$$

Leaf Node

$$(P-1)[key + R_P] + LB_P \leq \frac{\text{Block Size}}{size}$$

OR

$$P[(key + R_P)] + LB_P \leq \frac{\text{Block Size}}{size}$$

BEST Of Luck.