







# Digital logic

Gates:



A.B

$\overline{A}B$

$\overline{A}+\overline{B}$

$\overline{A}B, A\overline{B}$

Multiplexer

Demux + Or logic

No. of NAND & NOR for

Other Gates

	NAND	NOR
NOR	1	1
AND	2	3
OR	3	2
X-OR	4	5
X-NOR	5	4
NAND	1	4
NOR	4	1

$\rightarrow$  Even no. not gate - Buffer / Inverter

$\rightarrow$  Odd no of NOT Gates - Inverter.

$$\Rightarrow T = 2 \tau_{pd}$$

$$+ F = \frac{1}{2 \tau_{pd}}$$

$\tau = n$  no of not gate in loop.

Bistable multivibrator

(A=1, B=0)

Astable multivibrator

Squarewave/ clock

Generator

TTL - floating terminal = 1

ECL - floating terminal = 0

$\rightarrow$  NAND, NOR are universal logic and

follow Commutative law, but not  
Associative.

$\rightarrow$  Except NAND, NOR remaining all follow

Commutative and Associative both

No. of NAND Gates Required:

Case 1:  $A \cdot B \cdot \overline{C} \cdot D \dots$  complement

$$\text{NAND} = (2n-2)+k, \text{ NOR} = (3n-3)-k$$

Case 2:  $A+\overline{B}+\overline{C}+D$

$$\text{NAND} = (3n-3)-k, \text{ NOR} = (2n-2)+k$$

Case 3:  $f = AB+CD \Rightarrow 3$  gates

Case 4:  $\overline{AB}+\overline{A}\overline{B} \Rightarrow$  XOR = 4 gates

Case 5:  $f = (A+B) \cdot (C+D) \Rightarrow 3$  gates

$A \oplus A = 0$  (for even)  $\rightarrow X\text{-OR Gate Output will be high when odd no. of}$

$A \oplus A \oplus A = A$  (for odd)  $1's$  are connected in the input, so also  
called odd no. of 1's detector.

$A \oplus 0 = A$

$A \oplus 1 = \bar{A}$

$A \oplus \bar{A} = 1$

$\rightarrow X\text{-NOR is also called even parity detector / equivalent logic}$

### Function

#### Sop.

#### Pos

$\Rightarrow$  Standard Canonical form: Each term

Should consist contains all the variables.

- Sum of products

- product of sums

$$f(A, B) = AB + \bar{A}\bar{B}$$

$$f(A, B) = (\bar{A} + B)(B + \bar{A})$$

### Distributive Theorems.

$$(A+B)(A+C)$$

$$= A \cdot A + A \cdot C + B \cdot A + B \cdot C$$

$$= A + AC + AB + BC$$

$$= A(1 + C + B) + BC$$

$$= A + BC$$

### Complement Theorems

$$\bar{A}B + \bar{A}\bar{C} + (\bar{B}C) \quad \text{Redundant terms}$$

$$= AB + \bar{A}C + (\bar{A} + B)BC$$

$$= AB + \bar{A}C + \bar{A}BC + ABC$$

$$= AB(1 + C) + \bar{A}C(1 + B)$$

$$= AB + \bar{A}C$$

3 variable functions

- each term consists of

2 variables

- each variable repeated

twice except one, in that

one variable repeated in complement form.

### Transpose Theorem

$$(A+B)(\bar{A}+C)$$

$$= A\bar{A} + A\bar{C} + \bar{A}B + BC$$

$$= AC + \bar{A}B$$

$$= AC + \bar{A}B$$

### De Morgan's Law

$$\overline{ABC} = \bar{A} + \bar{B} + \bar{C}$$

$$\overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C}$$

- break the bar

and change the signs,

$\rightarrow$  'kings' or variables: 2<sup>2</sup> distinct expressions can be formed

2<sup>2</sup>  
minterms

2<sup>2</sup>  
Maxterms

k-map Rule: Make less no. of groups but bigger groups.

Implicants: Total no. of minterms (is in k-map).

Prime implicants: Total no. of possibilities of formation of groups.

Essential prime implicants: If there are 2 answers for a boolean expression  
then the terms common in both of them are called EPI.

Reduced prime implicants: Terms that are not essential prime implicants.

Dual: Converts from one logic to the other logic and vice versa.

$$\begin{aligned}
 1 &\leftrightarrow 0 \\
 \text{AND} &\leftrightarrow \text{OR} \\
 \cdot &\leftrightarrow + \\
 \text{NAND} &\leftrightarrow \text{NOR} \\
 \text{XOR} &\leftrightarrow \text{XNOR} \\
 \text{Buffer} &\leftrightarrow \text{Buffer} \\
 \text{Inverter} &\leftrightarrow \text{Inverter}
 \end{aligned}$$

### N-bit Comparators

$$\text{Total conditions} = 2^{2N}$$

$$\text{Equal conditions} = 2^N$$

$$\text{Unequal conditions} = 2^{2N} - 2^N$$

$$\text{Greater} = \text{Less} = \frac{2^{2N} - 2^N}{2}$$

### 3 Bit Comparator

$$X(A > B) = A_2\bar{B}_2 + (A_2 \cdot B_2)A_1\bar{B}_1 + (A_2 \cdot B_2)(A_1 \cdot B_1)A_0\bar{B}_0$$


$$Y(A < B) = \bar{A}_2B_2 + (A_2 \cdot B_2)\bar{A}_1B_1 + (A_2 \cdot B_2)(A_1 \cdot B_1)\bar{A}_0B_0$$

$$Z(A = B) = (A_2 \cdot B_2)(A_1 \cdot B_1)(A_0 \cdot B_0)$$

### Combinational Circuit Design

1. Find # inputs and # outputs
2. Write the truth table
3. Write logical Expressions
4. Minimize logical Expressions
5. Hardware Implementations

### 2 Bit Comparator



$$X(A > B) = A_1\bar{B}_1 + (A_1 \cdot B_1)A_0\bar{B}_0$$

$$Y(A < B) = \bar{A}_1B_1 + (A_1 \cdot B_1)\bar{A}_0B_0$$

$$Z(A = B) = (A_1 \cdot B_1)(A_0 \cdot B_0)$$

→ NOT, AND, OR  $\Rightarrow$  One 2x1 mux required

→ NAND, NOR, {  
XOR, X-NOR }  $\Rightarrow$  Two 2x1 mux required.

Encoder: Any circuit used to convert any code to binary.

BCD: Binary Coded Decimal.

- Weighted code
- Not a Self Complement code
- Decimal no represented by 4 bits

Express -3 code

- It is not a weighted code
- Self Complemented code

Half Subtractor:

$$\text{Difference} = A \oplus B$$

$$\text{Borrow} = \overline{A}B$$

$$\text{NAND/NOR} = 5 \text{ required}$$

Full Subtractor

$$\text{Difference} = A \oplus B \oplus C$$

$$\text{Borrow} = (\overline{A} \oplus \overline{B})C + \overline{A}\overline{B}$$

$$= \overline{A}\overline{B} + \overline{A}C + BC$$

$$\text{NAND/NOR required} = 9$$

1 Full Subtractor = 2 Half Subtractor

+  
1 OR Gate

Decoder: Circuit used to convert binary to any other code.

Half Adder: 2 bit adder

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$

$$\text{NAND/NOR Gate Reg} = 5$$

Full Adder: 3 bit adder

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = (A \oplus B)C + AB$$

$$\text{NAND/NOR gate required} = 9$$

1 Full Adder = 2 Half Adder

+  
1 OR Gate

Serial Adder: Slower adder.

$T = n \cdot t_{\text{delay}}$   
 $\downarrow$   $\rightarrow$  delay of  
no of steps in adder

Parallel Adder: Ripple carry adder.

$$T = (n-1)T_{\text{carry}} + \text{more} \{ T_{\text{sum}} + T_{\text{carry}} \}$$

Look-Ahead Carry Adder

$$C_{i+1} = G_i + P_i C_i$$

$\downarrow$  (carry propagating term)  
carry generating term

	Store	Retrieval	Total
SISO	n	n-1	$2n-1 \rightarrow$ Slower
SIPO	n	0	n
PISO	1	n-1	n
PIPO	1	0	1 $\rightarrow$ Faster.

### Asynchronous Counter

(1) One FF having external clock & output of that is clock for next.

(2) Slower.

(3) Only Up and Down counting possible.

(4) Transition Error.

### Synchronous Counter

All FFs are connected using the same clock.

Faster.

All types of counting possible.

No transition error.

Counters: to count no of clocks.

- used as frequency divider circuit

- used in analog to digital converter

- also known as pulse stretcher circuit

Max no. of states =  $2^n$  no of FFs.

Module of Counter: Total

no of state used by the counter

- up  $\rightarrow$  Up counter

- down  $\rightarrow$  Down counter

\* Feedback reduces no of states.

\* N-bit Ring Counter

$$\text{MOD} = N$$

### N-bit Johnson Counter

$$\text{MOD} = 2^N$$

$$\text{Counted} = 2^N - 2M$$

### Parallel Carry Synchronous Count.

$$T_{clk} \geq T_{pdff} + T_{pd AND}$$

$$f_{clk} \leq \frac{1}{T_{pdff} + T_{pd AND}}$$

### Series Carry Synchronous Counter

$$T_{clk} \geq T_{pdff} + (N-2)T_{pd AND}$$

$$f_{clk} \leq \frac{1}{T_{pdff} + (N-2)T_{pd AND}}$$

$T_{pdff} + (N-2)T_{pd AND}$

Number of AND gates required

Number of AND gates required

### 'n' bit LACA:

for carry block  $\rightarrow$  No. of AND Gate:  $\frac{n(n+1)}{2}$

$\rightarrow$  No. of OR Gate:  $n$ .

Latches: Basic memory element

- level triggered

- they have 2 outputs which are complement of each other

Flip flop: latches with control phenomena.

### SR Flip flop (Set-Reset flip flop)

$Q_n$	$Q_{n+1}$	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$$Q_{n+1} = S + R Q_n$$

### JK Flip flop (Universal flip flop)

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$$Q_{n+1} = J \bar{Q}_n + K Q_n$$

\* Level triggered JK flip flop  
Suffers from "Race Around" Problem

\* To avoid "Race Around" Problem

1.  $T_{pw} < T_{pdff} < T_{ck}$

2. By master slave FF

### D flip flop

### Designing Flip Flop

1. Characteristic table of desired FF

D	$Q_n$	$Q_{n+1}$
0	0	0
0	1	0
1	0	1
1	1	1

$$\Rightarrow Q_{n+1} = D$$

### T- Flip flop

T	$Q_n$	$Q_{n+1}$
0	0	0
0	1	1
1	0	1
1	1	0

$$\Rightarrow Q_{n+1} = T \oplus Q_n$$

2. Excitation table of avail. FF

\* To store n bits minimum 'n' FF's are required.

- Characteristic table of desired FF
- Excitation table of avail. FF
- Logical expr.
- Minimization
- Hardware implementation.

\* Generally D-Flip Flops are used to design registers.

Base (Radix): Total no of digits used in the system.

- \* Decimal Numbers — Base 10
- \* Binary Numbers — Base 2
- \* Octal Numbers — Base 8
- \* Hexadecimal numbers — Base 16

Decimal to any base conversion

8	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>
	b <sub>0</sub>			
	b <sub>1</sub>			
	b <sub>2</sub>			
	b <sub>3</sub>			

↑  
Remain  
— del

Any base to decimal:

$$\text{decimal} = \sum (\text{digit} \times \text{base}^{\text{dig.no.}})$$

→ 1's Complement range:  $(-2^{n-1})$  to  $(2^{n-1})$

→ 2's Complement range:  $(-2^n)$  to  $(2^{n-1})$