





	4		IF	ID	OF	EX	OW							
	5		-	-	-	-	-							
ſ	6		-	-	-	-	-							
ſ	7		-	-	-	-	-							
	8		-	-	-	-	-							
	9						IF	ID	OF	EX	OW			
	10							IF	ID	OF	EX	ow		
ſ	11								IF	ID	OF	EX	OW	
	12									IF	ID	OF	EX	OW

Total 15 clock cycles are needed.

So, here maximum delay is 10 ns. Buffer delay given is 1ns. So, each stage takes 11 ns in total. Time required to complete the program is 15*11 = 165 nsec



176 nsec



328 nsec

0.12)

How long would the following sequence of instructions take to execute on a superscalar processor with two execution units, each of which can execute any instruction? Load operations have a latency of two cycles, and all other operations have a latency of one cycle. Assume that the pipeline depth is 5 stages

LD r1, (r2)

ADD r3, r1, r4

SUB r5, r6, r7

MUL r8, r9, r10

Correct Answer

Solution: (9)

In-order execution

There are five pipeline stages and load has latency of 2 clock cycles

Fetch, Decode, Execution, Memory access and Write back are the pipeline stages

Total number of cycles is 9

	1	2	3	4	5	6	7	8	9
LD	F	D	Е	Е	М	WB			
ADD	F	D	-	-	-	Е	М	WB	
SUB		F	D	-	-	-	Е	М	WB
MUL		F	D	-	-	-	Е	М	WB

Q.13)

Max Marks: 2

Max Marks: 2

Consider the following sequence of instructions, where the syntax consists of an opcode followed by the destination register followed by one or two source registers:

0 ADD R3, R1, R2

1 LOAD R6, [R3]

2 AND R7, R5, 3

3 ADD R1, R6, R7

4 SRL R7, R0, 8

5 OR R2, R4, R7

6 SUB R5, R3, R4 7 ADD R0, R1, 10

8 LOAD R6, [R5]

9 SUB R2, R1, R6

10 AND R3, R7, 15

Assume the use of a four-stage pipeline: fetch, decode/issue, execute, write back. Assume that all pipeline stages take one clock cycle except for the execute stage. For simple integer arithmetic and logical instructions, the execute stage takes one cycle, but for a LOAD from memory, five cycles are consumed in the execute stage.

If we have a simple scalar pipeline, but allow out-of-order execution, we can construct the following table for the execution of the first seven instructions:

Instruction	Fetch	Decode	Execute	Write Back
0	0	1	2	3
1	1	2	4	9
2	2	3	5	6
3	3	4	10	11
4	4	5	6	7
5	5	6	8	10

then the last instruction I10 completes at the ____ th clock cycle.

Solution: (15)

Answer:15 Explanation:

The entries under the four pipeline stages indicate the clock cycle at which each instruction begins each phase. In this program, the second ADD instruction (instruction 3) depends on the LOAD instruction (instruction 1) for one of its operands, r6. Because the LOAD instruction takes five clock cycles, and the issue logic encounters the dependent ADD instruction after two clocks, the issue logic must delay the ADD instruction for three clock cycles. With an out-of-order capability, the processor can stall instruction 3 at clock cycle 4, and then move on to issue the following three independent instructions, which enter execution at clocks 6, 8, and 9. The LOAD finishes execution at clock 9, and so the dependent ADD can be launched into execution on clock 10.

Instruction	Fetch	Decode	Execute	Writeback
0 ADD r3, r1, r2	0	1	2	3
1 LOAD r6, [r3]	1	2	4	9
2 AND r7, r5, 3	2	3	5	6
3 ADD r1, r6, r0	3	4	10	11
4 SRL r7, r0, 8	4	5	6	7
5 OR r2, r4, r7	5	6	8	10
6 SUB r5, r3, r4	6	7	9	12
7 ADD r0, r1, 10	7	8	12	13
8 LOAD r6, [r5]	8	9	13	18
9 SUB r2, r1, r6	9	10	19	20
10 AND r3, r7, 15	10	11	14	15

A 5 stage pipelined processor has the following stages:

IF: instruction fetch ID: instruction decode

EX : execute

MA: memory access

WB : write back $IF \rightarrow ID \rightarrow EX \rightarrow MA \rightarrow WB$

Each stage needs one cycle for all instructions.

I1. Load R1,[1000] :R1←M[1000]

12. Load R3,5(R2) :R3←M[R2+5] :R4←R1*R3

13. MUL R4,R1,R3 14. DIV R5,R1,R4 :R5←R1÷R4 15. SUB R6,R4,R5 :R6←R4-R5

No. of cycles needed to execute these instructions using operand forwarding is



Max Marks: 2

The stage delays in a 4-stage pipeline are 800, 500, 400 and 300 picoseconds. The first stage is replaced with a functionally equivalent design involving two stages with respective delays 600 and 350 picoseconds. The throughput of the pipeline increases by percent.

33.3%

Correct Option

Max Marks: 2

Solution: (A)

Answer A:

Explanation: 33.3%.

Pipeline 1: To process n data, time = 3 + 800n

Throughput = 1/800 (approx.)

Pipeline 2: To process n data, time = 4 + 600n

Throughput = 1/600 (approx..)

% improvement = (1/600 - 1/800) / (1/800) * 100 = 33.3



30%



10%

close