



EC/EE/CS & IT/IN

Digital Electronics

**Latches &
SR Flip Flops**



LECTURE NO. 7

Chandan Jha Sir (CJ Sir)

निगाहों में मंज़िल थी, गिरे और
गिरकर सम्भालते रहे
हवाओं ने बहुत कोशिश की,
मगर चिराग़ अंशियाँ में भी
जलते रहे

SUCCESS



LATCHES & SR FF



SEQUENTIAL CIRCUIT

Latches
Flip-Flop

Registers
Counter

1. A circuit with feedback and memory are called sequential circuit.
2. Output of the sequential circuit depends on previous output as well as present state of input.

{ Dynamic circuit }




LATCHES

→ Even

- // Basic memory element ✓
- Latches are level triggered ✓
- Latches has two output which is complement of each other




LATCHES



"Basic memory element"




LATCHES




NAND
NOR



LATCHES






LATCHES & FLIP FLOP



गलत है मैं नहीं खेल
forbidden रहा
don't care

$$1 \cdot \bar{Q} = \bar{Q}$$



| X | Y | Q | \bar{Q} |
|---|---|---|-----------|
| 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | Q | \bar{Q} |

Invalid

HOLD/
MEMORY

(NAND)


| A | B | y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



LATCHES & FLIP FLOP



SET-RESET LATCH





NAND

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

| | Set S | Reset R | Q | Q̄ |
|---------|----------|------------|---|----|
| HOLD | 0 | 0 | Q | Q̄ |
| Reset | 0 | 1 | 0 | 1 |
| Set | 1 | 0 | 1 | 0 |
| Invalid | 1 | 1 | 1 | 1 |

S-R Latch








LATCHES & FLIP FLOP



R-S Latch



NOR

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

HOLD
Reset
Set


| S | R | Q | \bar{Q} |
|---|---|---|-----------|
| 0 | 0 | Q | \bar{Q} |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | X | X |



LATCHES & FLIP FLOP



$$\left\{ \begin{array}{ll} Q \odot Q = 1 & Q \odot \bar{Q} = 0 \\ Q \odot 1 = Q & Q \odot 0 = \bar{Q} \\ \bar{Q} \odot 1 = \bar{Q} & \bar{Q} \odot 0 = Q \end{array} \right.$$




| X | Y | Q | \bar{Q} | |
|-----|---|-----------|-----------|---|
| ✓ 0 | 0 | Q | \bar{Q} | ✓ |
| ✓ 0 | 1 | Q | Q | X |
| ✓ 1 | 0 | \bar{Q} | \bar{Q} | X |
| 1 | 1 | Q | Q | ✓ |

foggle



LATCHES & FLIP FLOP

MA Latch



NAND

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

NOR

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |



| M | A | Q | \bar{Q} |
|---|---|---|-----------|
| 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |




QUESTION



Consider a latch circuit shown in figure below. Which of the following set of input is invalid for circuit?

- A. $R=0$ $H=0 \rightarrow Q=0$ $\bar{Q}=1$ Valid
- B. $R=0$ $H=1 \rightarrow Q=Q$ $\bar{Q}=\bar{Q}$ Hold (Valid)
- ☒ C. $R=1$ $H=0 \rightarrow Q=1$ $\bar{Q}=1$ Invalid
- D. $R=1$ $H=1 \rightarrow Q=1$ $\bar{Q}=0$ Valid



E. Sir, Mai Gajni hu.

OR


| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

AND

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

CJ latch

h.w






QUESTION



Consider a latch circuit shown in figure below. Which of the following set of input is invalid for circuit?

- A. $R=0$ $H=0$
- B. $R=0$ $H=1$
- C. $R=1$ $H=0$
- D. $R=1$ $H=1$




ABOUT ME





- Cleared Gate Multiple times with double Digit Rank (AIR 23, AIR 26)
- Qualified ISRO Exam
- Mentored More than 1 Lakhs+ Students (Offline & Online)
- More than 250+ Motivational Seminar in various Engineering College including NITs & Some of IITs



Chandan Jha





- ★
- ① → Circuit Diagram
 - ② → Truth table
 - ③ → characteristic Table
 - ④ → characteristic Equation
 - ⑤ → Excitation Table
 - ⑥ → State Diagram


| | P.S ↓ Q_n | N.S ↓ Q_{n+1} |
|--------|-------------------|-----------------------|
| inputs | | |



LATCHES & FLIP FLOP



① Circuit Diagram



② Truth Table

| S | R | Q_{n+1} | \bar{Q}_{n+1} |
|---|---|-----------|-----------------|
| 0 | 0 | Q_n | \bar{Q}_n |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | X | X |

→ HOLD

RESET

SET

Invalid / forbidden / don't care, \bar{Q}_n



LATCHES & FLIP FLOP



③ Characteristic Table:->

| | S | R | Q_n | Q_{n+1} |
|---|---|---|-------|-----------|
| 0 | 0 | 0 | 0 | 0 |
| ① | 0 | 0 | 1 | 1 |
| 2 | 0 | 1 | 0 | 0 ✓ |
| 3 | 0 | 1 | 1 | 0 ✓ |
| ④ | 1 | 0 | 0 | 1 ✓ |
| ⑤ | 1 | 0 | 1 | 1 ✓ |
| ⑥ | 1 | 1 | 0 | X |
| ⑦ | 1 | 1 | 1 | X |

| S | R | Q_{n+1} |
|---|---|-----------|
| 0 | 0 | Q_n |
| 0 | 1 | 0 ✓ |
| 1 | 0 | 1 |
| 1 | 1 | X |

$$Q_{n+1}(S, R, Q_n) = \sum m(1, 4, 5) + \sum d(6, 7)$$



LATCHES & SR FF

④ Characteristic Equation

$$Q_{n+1}(S, R, Q_n) = \sum m(1, 4, 5) + \sum d(6, 7)$$

| | | RQ_n | | | |
|-----|---|--------------------|--------------|--------|--------------|
| | | $\bar{R}\bar{Q}_n$ | $\bar{R}Q_n$ | RQ_n | $R\bar{Q}_n$ |
| S | 0 | | 1 | | |
| | 1 | 1 | 1 | X | X |

$$Q_{n+1} = S + \bar{R}Q_n$$


⑤ Excitation Table.

| Q_n | Q_{n+1} | S | R |
|-------|-----------|-----|-----|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

C.f.

| S | R | Q_n | Q_{n+1} |
|-----|-----|-------|-----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | X |
| 1 | 1 | 1 | X |

⑥ State Diagram



(E)

| Q_n | Q_{n+1} | S | R |
|-------|-----------|-----|-----|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

RECAPE



Circuit Diagram



Truth Table



Char. Table



Char. Equation

→ Excitation Table

→ State Diagram

Maza

DEC

Truth
Table

| C | J | Q_{n+1} |
|---|---|-------------|
| 0 | 0 | 0 |
| 0 | 1 | \bar{Q}_n |
| 1 | 0 | 1 |
| 1 | 1 | Q_n |

- ① Char. τ
- ② Char. Eq
- ③ Excitation Table
- ④ State Diagram

