

PAGE NO.:

DATE: / /

Operating Systems

Ref. Books:

- Operating System Concepts by Galvin et al. 11th edition
- OS Internals & Design Principles by William Stallings
- Modern OS by Tanenbaum et al. 4th edition
- OS: 3 Easy Pieces (An Introduction and Guide)

Gated Jobbing: creates different jobs, shows steps of minor job

- Init : (1) System call, processes, threads, Interprocess communication

(2) Concurrency & Synchronization

• Deadlock.

• CPU Scheduling

Memory Management & Virtual Memory

→ separate file system with MMU

MMU in Bus

CLASSES

OS is study of software so OA deals with hardware.

Ex - User ID, password check, password entry, login, logout etc

So OS mainly important to execute even a small program

else we will have to manually load program in

memory, manage resources, update counters & many other

responsibilities. (With OS): initialization is arbitrary

but principle will have bookkeeping of programs in the
main memory + location of each program in the

resources in system to keep track of the resources

if in user (multitasking, OS) will do all of

initializing memory, scheduling, multiplexing, multi-

tasking, allocation and managing entire window

viewing

PAGE NO.:

DATE: 11/11/2023

→ Needs of an OS:


→ Manually too hectic.

→ These tasks are common, everyone needs them.

→ w/o OS not everyone will be able to use computer.

Only comp. scientist will be able to do so.

first version of Unix was successful attempt at development. It was developed by 2-3 people only; that too in 2-3 years. Windows, Mac, Linux all are UNIX inspired.



available on 1971 VAX

After writing file name, OS search for file in secondary storage & loads in mem.

It kills shell, runs browser, kills browser, runs shell again

This all is done using fork & exec. We will soon see

them. Every thread execution of next line will go into another as isolated single, separate program

OS provides us virtualisation in many ways. One of

them is we will feel that our OS is running the

programs concurrently but they don't run simultaneously

OS runs 1 at a time, but swaps them in nanoseconds

So we get an illusion. (CPU virtualisation)

Job of OS is to show that all are doing work

→ OS is like Govt. It performs no useful function by itself. It simply provides an environment within which other programs can do useful work

-Gavin

→ We already have the compiled code in hard disk (exec. file).

* How a program is run on machine? (if extn)

- User writes a program

- Compiler converts the program into executable code (byte code)


- User requests OS to run this byte code.

OS loads the program in memory

OS registers properly & starts executing the code.

OS is always in mm and part of OS

Code → Compile



OS is always in mm (loaded by bootloader at start of computer), but it doesn't mean it is always running. Some code like print need interaction with OS bcoz we need to see if user's program can access monitor.

O.S. on request by user to run byte code does

following two steps

#1 Create space for byte code (in mm)

#2 Load Code in that space.

at present top 16 MB part of memory for O.S., print etc.

Now these two steps have been done using fork & exec.

So, we will study both of them & then come back to this

OS Complex Exercise of D.S.

PAGE NO.:

DATE: / /

Process: Informally, it is a program in execution. A process competes for the resources.

Context of a process: OS has to keep track of everything (PC, Registers, Open files, etc.)

(elaborated) State of the process. And nothing everything is called the context (current state) of the process.

In C, we can form a process with `struct` to keep notes of various details called context of the process.

Data structure that has track of contexts is known as

Process Control Block (PCB).

It contains:

program state, program counter,
CPU registers, scheduling information,
Memory Mgmt, & so on.

Ex: `struct pcb {`

 pid pid; // program number
 long state; // state of the process

 char *file; // file name

 char *mem; // memory address

 char *reg; // CPU register address

 char *stack; // stack address

 char *heap; // heap address

→ After loading, it's not necessary that we'll get chance to immediately run it. It will move to something called ready queue (taught later). ~~from time~~ ~~time~~

Ques: After putting code in mm, shall we call it program

Or just process? till what processes make them like this

Ans: It's in grey because some author call it process while some say it should run atleast once to be process.

Something practical now:

MM is doing what much??

: developing test

*** fork():** It's a system call used to create a new sibling process. It creates an exact replica of the calling process.

It copies the exact context including PC so next line of both child & parent process run are same.

Ex:

main() { printf("Hello world\n"); }

{ } } // line 8

→ fork(); // line 8

pf(a);

;

Parent.

main{


}

→ fork();

pf(a);

;

Child



↳ Created after exec. of line 8 from parent got executed.

So fork() will create an exact binary copy in mm and Parent & child will start executing after the line which had fork().
 fork() returns 0 in child process & process id of child (Non-zero) to parent process. After this line both of them

Ex: `main() {` // Now writing child part
 { int pid=fork(); // Now two process in mm
 if (pid==0) // This message is of child
 { cout<<"Hello from child"; // Only true in child process
 else // Writing parent
 cout<<"Hello from parent"; // Both couts will print at same time
 } }

Op can be Parent Child or Child Parent. A process in
 Value of pid in child process is zero & in parent is
 non-zero.


```
Ques: main() {
    pf("A");
    int pid=fork();
    if (pid==0)
        pf("B");
    else
        pf("C");
    pf("D");
}
```

→ A, B, C → once

→ D → Twice because both of them will be printed

Process looks inside as in the return function is

0xffffffff



switched 11b to address of 11b and went

int main()

(also private not public)

int a=10;

y

z

This a will have some logical address so print always prints the logical address.

Actually in mm it will have diff address known as physical address which we do not care about. It depends upon where the process is loaded in Main Memory.

main() is doing what is being done in it

int a=10;

fork();

is not p(a); but no swap ad swap this for a

y

key as . bring

11b same address will be printed twice bcz printf prints logical address & fork creates exact replica, so logical address is same.

However their physical address will be different always bcz they are loaded at diff locations in mm.

So, manipulating one's pointer will not effect other bcz actually they are at diff locations. Their logical/virtual address looks identical.

In assembly statements also we deal with logical Address.

PAGE NO.:

DATE: / /

It will not matter if it is a global variable bcz they are diff. available at diff. locations.

Ques:
Ques: Consider the following code:

if (fork() == 0)


+

a = a + 5;

printf("%d", a);

if (a, b)

4



so parent printing else working logical same swap this as left

}

number being not storing

so parent a = a + 5; and here is min in parent

child prints 41 . printf("%d", a); so 10, 10 child working logically

parent
b

print in global is doing diff. address logic

If U,V are printed by parent & x,y are printed by child then?

CLASSES

⇒ x & y will always be same as logical address is printed. So x,y

doing diff. b/w U & V will always be 110, as both are diff. variables so U+10=x as well as V=10

So, Change in one will not reflect in other as both are diff. physically.

so benefit of this code using very less

Ques: Answer the following fork based question:

fork() for 1st time printing 1000 multilocation, so

fork() for 2nd time printf("one"); so it will go in OP1: one in 1st and


fork();

1. In first thread works

fork() printf("two"); so 1000 multilocation, so two ?

Q2. i) Process graph and an output message sequence of 100t s in delaying message

Suppose each iteration of loop n is delayed message



1. (one : two : child : two)


So Output is one two two

: ("Hello")


b)

```

fork();
fork();
printf("Hello");
    
```



=>



Initial state shows 3 regions. After first fork, there are 4 regions. So after 4th fork, there will be 5 regions.

So Hello printed 4 times

(4 process are created) resulting 4D times

c)


```

for(int i=0; i<2; i++)
{
    fork()
    printf("Hello")
}
    
```

1. (0 : 1 : 2 : 3 : 4 : 5 : 6 : 7 : 8 : 9 : 10 : 11 : 12 : 13 : 14 : 15 : 16 : 17 : 18 : 19 : 20 : 21 : 22 : 23 : 24 : 25 : 26 : 27 : 28 : 29 : 30 : 31 : 32 : 33 : 34 : 35 : 36 : 37 : 38 : 39 : 40 : 41 : 42 : 43 : 44 : 45 : 46 : 47 : 48 : 49 : 50 : 51 : 52 : 53 : 54 : 55 : 56 : 57 : 58 : 59 : 60 : 61 : 62 : 63 : 64 : 65 : 66 : 67 : 68 : 69 : 70 : 71 : 72 : 73 : 74 : 75 : 76 : 77 : 78 : 79 : 80 : 81 : 82 : 83 : 84 : 85 : 86 : 87 : 88 : 89 : 90 : 91 : 92 : 93 : 94 : 95 : 96 : 97 : 98 : 99 : 100)

: ("0")

=>




2 + 4 times = 6 times

So to create process graph we can write equivalent code.

Process graph is a tool to efficiently solve fork() que.

d) `for(int i=0; i<2; i++){
 cout << i << endl;
 fork();
 cout << "Hello";
}`



4 times

E) NOTE `wait()` is a method that waits for child to finish first.

e) write all possible patterns using `if`

```


if(fork() == 0){  
    cout << "a";  
}  
else {  
    cout << "b";  
    wait();  
}  
cout << "c";
    
```

By logical memory we give an illusion
memory is for you.

Made By - Karan Agrawal (GATE CS 2024 AIR 102)

PAGE NO.:

DATE: / /



Waiting for (1-1) ref

(P)

Waiting

(1-2-2)

!

So, possible patterns will have P at last () this one.

& child's abc will be printed ~~one~~ one after other.

bacc, acbc, abcc

↳ 3 patterns possible : a) big big

b) small big

c) small big


(a = big)

(b = small)

(c = small)

D. for(i=1; i<=3; i++)
fork();

CLASSES



OP 7th processor will be there i.e. 7th new processor will be created.

NOTE: n fork() will create $2^n - 1$ new processes so 2^n processes will be there in total.

PAGE NO.: 1

DATE: 1 / 1

g)
`for (i=1; i<=3, i++)
{}
fork();
fork();
}`

→ Code is eq. to write fork() 6 times.

$$\text{So } \# \text{ processes} = \underline{2^6} = 64$$

$$\text{new processes} = 2^6 - 1 = 63$$

b)
`int pid=fork();
pid=fork();
pid=fork();
if (pid==0)
fork();
fork();`

GO CLASSES

C://

⇒ Till line 3, 8 processes will be there, So 8 processes will execute line 4. Now, we need to know how many of the 8 will have 0 pid.

Till line 2, we had 4 processes, line 3 was executed by 4 process. These 4 will get a non-zero pid, as they are forking & their 4 children will have pid as zero. So, if will be executed by 4 children. So, if will go in if 8 will not go.

The 4 children in if will come as 8 if 4 were these directly.

Finally 12 processes will execute line 6. At the end 24 processes will be there at all time.

j) All patterns possible:

pt(A)

```
int ch=fork();
```

pt(B)

```
if(ch>0)
    wait();
```

pt(C)

⇒

pt(A)

fork()

pt(B)

wait()

pt(C)

Possible Outputs: ABCBC, ABBC, ACBAC

j) # times hello printed & max. value of 'a' possible?

```
int a=0;
```

```
int rc=fork();
```

```
a++;
```

```
if(rc==0)
```

```
    if(fork()==0)
```

```
        a++;
```

else

```
    else{ a++; }
```

```
pt("Hello");
```

```
pt("a");
```

PAGE NO.:

DATE: / /

`a=0;``fork()``a++;``a++;``Hello``a++;``fork()``a++;``Hello``(A) 19``a++ 2``Hello`

Max & Min value of a is fixed i.e. 2.
 # times Hello will be printed = 3.

Possible patterns:

`int i=0;``while(i<2){``fork();``pf(i);``}`

GO CLASSES




⇒

`fork()``0``fork()``1``(correct case)``0``fork()``1``(incorrect case)``1``(incorrect case)``(incorrect case)``(incorrect case)`

Dependency graph w/

5/10 100%



So possible are 001111, 011011, 010111, only 3 patterns


8.1 : 9/10

booting too in a task switch

Now in order to understand how process is created, we will go with another system call exec.

soft and hardwares when we want to start a program

* exec system call: When it receives a executable file name as argument along with its parameter & when executed the exec in code, it replaces its own process data in mm with the executable file's details in mm. However, process id remains same for both prev. to the new file, passed as argument. bcs it replaces itself from mm, where new space is needed to search.



A.out gets replaced with b.out after executing the instruction exec("b.out"); using D and C, int

PAGE NO.:

DATE: / /

Ques: 0/1?

in user space

a.c:

b.c:

pt(1);
exec(b.out);

pt(3);

pt(2); 111111, 111111, 111111

in memory

main()

O/P: 13.

Note that 2 is not printed.

Now we will understand how the process is created using fork & exec.

Process Creation:

Now we will understand how the

process is created using fork & exec.


We need to create space for new space in mm & then load that process in that space of mm.

When we run a.out in terminal then a.out gets executed.

Basically fork() will run by terminal which creates its

exact copy & then exec() in run which replaces the executable file in mm & our command runs.

So.



This is how a process looks in mm.

shell code might look like this:

```

while(true) {
    read(fd[0], buf, 1024);
    if(fd[0] == 0)
        exit(0);
    write(fd[1], buf, 1024);
}

```

if we write exec before fork, it will not work

~~pid = fork();~~

~~if(pid == 0)~~

~~exec(cmd);~~

~~else~~

NOTE If we write exec before fork, it will not work like earlier obviously. Shell will get killed after executing some program, as fork will be living replaced & never executed...

short answer is, what to do if we want shell

Ques: what we want happening above now? i want you

O.P.: short (appending not forking)

about main() { do list of fd not pid = 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377,

System Calls

* User Trust issue. Most of the users are not experts in computers and do not understand how hardware works. Thus, they may not know how to properly manage the resources. (experts/not)
An user can make incorrect operation which may be intentionally or by mistake. It can lead to system failure.

Solution for this is that never trust a user while dealing with such critical tasks by not allowing user to directly access h/w.


These critical tasks which need no help are called privileged tasks. The others are called normal tasks. (Ex: $a = b + c$)

User wants to do both types of tasks, so normal tasks are done in user mode & privileged tasks are done in kernel (or privileged) mode.


There is a bit for it to tell CPU which mode we are currently in called mode bit (0 for kernel mode & 1 for user mode).

User asks for OS services i.e., privileged tasks using system calls. These are entry point to the kernel. We call system call (written in OS code) to touch the h/w.

→ If function calls vs System Calls (Calls) regarding (1) working & (2) working



function call




System call

Caller & callee are in the same process (same address space)




→ Kernel (with some imp. piece of code) where all system calls are written



Kernel contains many functions in which some are system calls (~400 in Linux) & some are not (~600). There are not allowed for user to call. They are called inside or & system calls.

→ System Calls, Interrupts (in OS) & exceptions are entry points of kernel.

→ Privileged (critical) Instruction run only in critical mode
i.e. check by how if mode bit is zero or not.



We call sys call in C using libraries. fork() was not sys call but fun-fork may be in our OS which fork() may be calling in library.

printf() is not sys call but write() via which it is called by printf().

We don't directly invoke sys calls. Instead we use API (libraries of C).

Ques: System calls must be used to:

a) Modify global variables

b) Call a user written function

c) Write to a file with own function

d) All (written above) → (except c) are correct

Ans: b, d, e (written above) are correct

PAGE NO.:

DATE: / /

Ques: What is system call?

→ Request to kernel to perform a service

→ call a function of (programmer's perspective) kernel API

* System Call Execution: (Same as interrupt exec. in COA)

Registers in kernel are different from user space registers

Each system call has its own unique numeric identifier

(Say 57 for fork(), 23 for write(), etc)

OS has a system call table that maps number to

functionality requested by user (Kernel + user)

→ we move unique num. to registers & then execute

instruction system which changes mask bit & now

kernel checks that register value from table it's executing

requested by calling program

Ex: `fork()`

→ move eax, 57; mov rbp, stack

→ mov rdi, rbp

If we have some argument also, then we put them in a stack which can be accessed by kernel (in sys call).

(Note: reg. args. can't be many).

Ex: `printf("Hello")`

→ move eax, 23; mov rbp, stack

→ mov rdi, "Hello"

→ syscall;

→ If syscall is returning something we put that in stack
→ then inner mode process accesses it.

PAGE NO.:

DATE: / /

⇒ Steps in system call execution:

1) Programmer calls wrapper function in C library. (Ex: printf, fork)

2) Wrapper function moves arguments in stack or registers and anticipates unique sys call number into register.

3) Wrapper function flips CPU to kernel mode (user → kernel) by machine instruction (e.g. syscall).

4) Kernel executes syscall handler:

4.1) Invokes service routing (actual system call) corresponding to syscall no. & generates result.

4.2) Places return value in register or stack.

4.3) Switches back to user mode, passing back control to wrapper. (kernel → user).

⇒ System Call table (i.e. mapping of unique no. to sys call) is usually implemented as an array of function pointers where each function implements one system call.

⇒ Inside the "system" machine, instruction:

a) saves old SP (stack pointer) value.

b) switches CPU SP to kernel stack without interrupt

c) saves old PC (program counter)

d) saves old privilege mode

e) sets new privilege mode to 0 (user mode)

f) sets new PC using System call table

Note that privilege mode can be 0 or 1, 2, 3, ... for user which corresponds to task priority.

→ Overheads of system calls are:

→ They are very slow.

→ They can take tens to hundreds of thousands of clock cycles.

→ This is due to them being microcoded.

• Changing mode,

• Argument validation,

• Cache effects, etc.

so, programs should make fewer system calls when practical.

There are various kinds of system calls so they may have diff names in diff OS like - fork() in Unix or CreateProcess() in windows. Types are

Process Control, File Manipulation, Communication, Protection, Device Manipulation, Info. maintenance, etc.

PAGE NO.:

DATE: / /

★ Threads:

In certain situations, a single application may be required to perform several similar tasks.

In such situations we may not want to perform have different processes. Then we create Threads.

Example can be noted in where we need to write, as well as check spelling, may bring translation etc. for their similar tasks if we have diff process instead of threads then.

- Interprocess Communication (IPC) is required.
- Process context switching is costlier than thread context switching.

→ Threads are about concurrency to parallelism.

↳ one after other ↳ parallelly

For parallelism we need multi-core system.

T₁ T₂ T₃ T₄ T₁ T₂ T₃ T₄ --- .

Concurrent Exec. of Single Core

Cores

T₁ T₂ T₃ T₄ ---


Core 2

T₂ T₄ T₃ T₄ ---


Concurrent & Parallel in Dual-Core.

- Things that threads must not share: stack, register values
 & things that they must share: code & data & heap.

~~Exhibit for thread multiplexing between two threads (multiple threads sharing one process)~~





→ Some authors call threads lightweight processes because they have their own stack but can access shared data.



→ There are two types of threads; user level & kernel level.

a) User Level: We make using function calls via library
 ↳ (No kernel support)

b) Kernel Level: We make using system calls via library
 ↳ (OS is aware of them.)



Kernel Level Thread (any POV)

- User level threads are ~~OS~~ and can be 10-100x faster as compared to kernel threads. They are maintained entirely by user level library (having no system call) ~~(X, dlsym, mmap)~~ with ~~as/2~~
- Each thread has a PC, registers, stack and a thread control block (TCB). Thread ID is unique within process but not system wide.
- OS schedules only the process & kernel threads, not the user level threads. Program manages (i.e. create, schedule, sync, etc) user level threads by its own using libraries.
- Advantage of user level threads is that they are fast since no OS involvement. Disadvantage is that since ~~no~~ no OS involvement, so if one thread blocks, then all others are also not scheduled by OS.

Ques: Can user level threads run kernel code?

- Yes, as we can have system call in user thread. No issue.

Ques: Assume P₁ was running which now goes for I/O. Now we want to schedule P₂. For this we need to first execute scheduler. How to schedule the scheduler?

- We have a C instruction written in P₁ which schedules the scheduler! `schedule();` is the ~~instruction~~ instruction.

~~These system calls are just few interrupts~~

~~This part of the code will be written with all memory~~

PAGE NO.:

DATE: / /

→ Alto called traps

→ interrupt is generated → interrupt topic → interrupt level will be



↓
↓ current process state, which is a CPU interrupt state
↓
↓ system call register → interrupt (BLT) will handle

System Call

faults

→ Page,

→ Seg,

→ I/O, etc

→ fault, interrupt level, memory, etc. will handle
→ shows interrupt number (0000000000000000) interrupt level word
→ gives more info about interrupt level (0000000000000000) b/w states

NOTE Any process transition (ready → running, or any) will be done using system call only. like we scheduled scheduler.

Ques: Arrange them in increasing order of cost:

a) New Process

b) Kernel Thread

c) User Thread

→ New process cost is most → least cost

most costly → least costly

→ Kernel level threads are ~~misunderstood~~ implemented in the kernel. OS can schedule them. If one thread (kernel level) is blocked, then OS knows about it & can run other threads from that process.

→ Kernel level threads are pretty expensive as all thread operation like creating, scheduling are system calls.

- Switching b/w user level threads is faster than b/w kernel level threads since a context switch is not required.

Ans: T/F, π are abundant local river animals; soil-at-each (2).
It means it is direct local species.

- 9) OS provides illusion to each thread that it has its own address space.

→ false

- b) With kernel level threads, multiple threads from the same process can be scheduled on multiple CPU simultaneously.

→ True. *22892 termux*

- Q. If a user level thread is blocked for I/O, then kernel will run another user level thread from same process.

→ **false.** longest string found was "bad" which is not a prefix of "good".

- d). Many to One multithreading model uses one kernel, so it cannot use multiple processors.

→ True.

- e) In multiple kernel level threads, various threads associated with a single process must share a common thread state.


→ false.

PAGE NO.:


DATE: / /

Multithreading Models


- a) Many-to-one: Various user level threads are mapped to single kernel thread. It is default if we don't have kernel threads.



- b) One-to-one: Each user thread maps to kernel thread. It is default if we don't have only kernel level threads.



- c) Many-to-Many: Allows many user level threads to map to many kernel level threads. These are not very common.



So, with this multithreading approach, multiple threads within the same application can run in parallel on multiple processors & a blocking system call need not block the entire process. If properly designed, this approach should combine the advantages of user & kernel level threads while minimizing the disadvantages.

→ We don't map all ULT to KLT because it's more overhead to OS to manage KLT.



(Virtual memory)

Context Switching: When a CPU starts to execute another function instead of the previous one, then we first save all the registers in memory of previous process somewhere and then before starting execution of that process again, we restore the value of registers from the memory. This is known as Context switching.

3


→ Saving state of a process before switching to another process & restoring original process state when switching back.

PAGE NO.:

DATE: 1 / 1

→ How do we do it? (Format - 2025)
we'll soon see this.

→ for every process, memory layout is as:



So when a Context Switch happens, data of registers, PCB
is stored in privileged area of memory called kernel stack.

→ Context Switch has following steps:

- P_i is running in user mode
 - Something happened & interrupt called.
 - P_i is running in kernel mode
 - Leaves context in stack. (Context switch)
- * Now, scheduler starts to run. Let another process runs

Le now again after sometimes P_i gets the chance.

1. P_i is running in kernel mode

2. Restore the context.

3. P_i is running in user mode.

So context switch happens when process is already
in kernel mode.


→ Thread Context Switch v/s Process Context Switch: Main diff b/w both is that during a thread switch, the virtual memory space remains same, while it changes in process switch.
(NOT Imp.)

Process (and in threads) have permanent CPU until the FOF.

* Process States: There are various models to repr.

There are 5 states of process state these are:

no hard and fast rules for the transitions, but some of the transitions are literally not possible.



Five State Diagram

This is one of the possible sets of states, and designer based on his needs can have more/dif set of states.


For ex: There can be situation that user want to put some process in Hard Disk from mm w/ mm is full (mostly in virtual memory). Then the process may go in new state called suspended.

PAGE NO.:

DATE: / /

If we want to implement this then we need to new states i.e. ready suspended and blocked suspended to distinguish where the process was before this.

NOTE We follow van-neuman arch. (studied in COA) which says that we need process in MM only if we want to exec. instructions in that i.e. when it need CPU and I/O can be done even if process is in Not mem. Secondary memory (obviously I/O can be done in MM)



F-State Diagram.

Schedulers: There are mainly 3 types of schedulers in the OS where name depicts the frequency at which they run.

a) **Long-Term Scheduler:** It contains less frequent tasks to run once in long time. May it schedules new task to ready if task is not balanced between all the processes.

PAGE NO.: _____
DATE: / /

(It is very rarely required in OS BTW). It runs after long time because we as a human create new task after very long time as compared to CPU movements.

So, Long term scheduler makes decisions like when to put new process in ready queue or not put it.


b) mid-Term scheduler: It runs in moderate frequency, which is present in all systems with virtual memory. Its role is to shift process from MM to SM and vice-versa; i.e. ready or blocked to ready suspend or blocked suspended respectively and vice versa.

c) Short-Term Scheduler: We need to run this scheduler very frequently again and again. It is responsible for ready to running transition. Whenever CPU becomes idle, OS selects one of the processes from ready queue to be executed. This is carried out by short-term scheduler also known as CPU scheduler. It chooses one of the processes from memory that are ready to execute to allocate CPU to that process. It is invoked more frequently, so it needs to be fast and sometimes it is only scheduler in real-time system. It is with priority queue.

→ Long term scheduler controls degree of multiprogramming

with respect to memory

management



Schedulers states.


CLASSES

Scheduling: Here we talk about short term CPU scheduling i.e., on what basis it will select process from ready queue to execute processes and it depends on the following criteria i.e.

- Max. CPU utilization.
 - Max. Throughput is, # processes completed / unit of time
 - Min. Avg. Turnaround time i.e. # time to execute process.
 - Min. Avg. Waiting time i.e. # time process in ready queue.
 - Min. Avg. Response time i.e. # time process in ready queue till it got first response.

PAGE NO.:

DATE: / /



$$\text{WAT} = T.A.T. = a + b + c + d + e + f \quad \text{Arrival time is not included}$$

(E.F) Response Time = $a + b$ (Waiting time till process starts)

$$\text{Waiting Time} = a + c + e \quad , \text{Burst Time} = b + d + f$$

all processes have unit waiting time because # CPU needed ≤ 1

→ Note: if that response time is same as waiting time
in case of non-preemptive scheduling (i.e. once scheduled, CPU will not be taken back until fully executed).

basic part of waiting time (A.T.) \rightarrow total waiting time \leftarrow

$$T.A.T. = \text{Completion Time} - \text{Arrival Time}$$

$$W.T. = T.A.T. - \text{Burst Time}$$

As all processes have same waiting time, result is same.

Scheduling Algorithms:

I First Come First Serve (FCFS): Simplest CPU scheduling algorithm.


Ex: #P BT AT CT WAT WT

P1 10 24 0 24 24/10 = 2.4 2.4/10 = 0.24

P2 3 2 27 25/3 = 8.33 8.33/3 = 2.77

P3 3 30 27 24/3 = 8 8/3 = 2.67

Total waiting time = $0.24 + 2.77 + 2.67 = 5.68$



PAGE NO.:

DATE: / /

$$\text{Avg. TAT} = \frac{24+25+27}{3} \Rightarrow \underline{\underline{25.33}}$$

$$\text{Avg. WT} = \frac{0+24+24}{3} \Rightarrow \underline{\underline{18.33 \text{ ms}}}$$

(Wait with qd ms)

If the same processes arrived in order P₁, P₂, P₃, P₄, then

Avg. times are reduced ~~Waiting~~ very significantly (≈ 3)

Thus, the average waiting time in FCFS algorithm

is generally not minimal while may vary if burst


time vary greatly with burst size varying and it's not in

→ Convo Effect: Short B.T. process waiting for long sized

B.T. processes to complete.

Eg: if Ferrari → Lamborghini → Tractor in single lane, then supers are undergoing convoy effect

So, FCFS undergoes convoy effect.



Convo effect obviously reduces throughput very significantly.

→ The solution to convoy effect seems to be to put shortest process first prior to longer processes. (SJF is based on this).

PAGE NO.:

DATE: / /

II : Shortest Job First (SJF): Assign CPU to the process with min CPU burst time available at that point of time. We may break the tie using FCFS.


Ex: #P. BT AT CT TAT WT

P1	6	0	9	9	3
----	---	---	---	---	---

P2	8	0	16	24	16
----	---	---	----	----	----

P3	3	10	13	16	6
----	---	----	----	----	---

P4	9	0	17	24	9
----	---	---	----	----	---



$$\text{Avg. W.T.} = \frac{3+16+9}{4} = \underline{\underline{10}}$$

(Previous form)

If we do schedule above processes by FCFS we get the avg. waiting times higher than which are more than SJF.

→ Always, SJF performs better as compared to FCFS.

(No case where it doesn't). We can also prove this but not required. I am writing it

Moving short process before long process will decrease waiting time of short process more than it will increase W.T. of long process & so, avg. W.T. decreases.

Moving short process before long process will decrease waiting time of short process more than it will increase W.T. of long process & so, avg. W.T. decreases.

PAGE NO.:

DATE: / /

~~If $t_1, t_2, t_3, \dots, t_n$ are B.T. for processes $P_1, P_2, P_3, \dots, P_n$ respectively. and $t_1 > t_2 > t_3 > \dots > t_n$, then SJF will schedule them as $t_n \rightarrow P_{n+1} \rightarrow P_1 \rightarrow P_2 \rightarrow P_3 \dots \rightarrow P_n$ (at last).~~

~~If A-T is some then~~

$$\text{Avg. W-T} = 0 + t_1 + (t_1 + t_2)$$

Slippable

~~If t_1, t_2, \dots, t_n are B.T. for process P_1, P_2, \dots, P_n and $t_1 < t_2 < \dots < t_n$ then SJF will schedule P_1 first & P_n at last. If A-T is zero for all n processes then~~

$$\begin{aligned} \text{Avg. W-T} &= \frac{0 + (t_1) + (t_1 + t_2) + \dots + (t_1 + t_2 + \dots + t_{n-1})}{n} \\ &= \frac{(n-1)(t_1) + (n-2)(t_2) + \dots + 1(t_{n-1})}{n} \end{aligned}$$

(Not Required)

BUT, SJF has got two main problems:

- Starvation:** Some long job may never get chance because of keep coming smaller jobs.
- How will we know the B.T. in advance w/o running on CPU? We don't know this in advance, that's why SJF is not possible practically. However, we can predict it based on historical data.

PAGE NO.: / /
DATE: / /

We use previous burst times to predict the avg burst time of next process by averaging them.

Given we have four processes with burst times of 1, 2, 3, 4.

Let S_5 repr. predicted B.T. for process 5 and t_1, t_2, t_3, t_4 are B.T. of p_1, p_2, p_3 and p_4 processes.

$$\text{Then } S_5 = \frac{t_1 + t_2 + t_3 + t_4}{4} = \frac{1+2+3+4}{4} = 2.5$$

Assuming actual B.T. comes out to be t_5 for process 5.

$$\text{then } S_6 = \frac{t_1 + t_2 + t_3 + t_4 + t_5}{5}$$

$$= \frac{t_1 + t_2 + t_3 + t_4}{5} + \frac{t_5}{5}$$

$$= \frac{4}{5}(S_5) + \frac{t_5}{5} \quad (\text{as } S_5 = \frac{1}{4}(t_1 + t_2 + t_3 + t_4))$$

$$\text{Similarly } S_7 = \frac{5}{6}(S_6) + \frac{t_6}{6}$$

So it is iteration and next burst point are same.

S_n depends on previous times, actual & predicted B.T.s of previous processes.

Here we are giving more weightage to previous prediction ($\frac{5}{6}$) & less to actual ($\frac{1}{6}$) B.T.

History for t_1 and t_2 has been given in GATE 2021.

$$\text{as } S_n = \frac{\alpha}{(n-1)} S_{n-1} + \frac{1-\alpha}{(n-1)} t_{n-1}$$

Instead of fixing these weights, we can use a factor of how much we trust real data by;

$$S_n = \alpha S_{n-1} + (1-\alpha) t_{n-1}$$

$$\alpha > \alpha^2 \quad \alpha < 1$$

PAGE NO.:

DATE: / /

Earlier we were rigid in the sense that we were always giving less weight to the recent actual time & more weight to the predicted time, but now we are using variable α for this.

Case I: $\alpha = 0$, then $S_n = t_{n-1}$ is same as actual prev.

Case II: $\alpha = 1$, $S_n = S_{n-1}$ is same as predicted prev.

→ If we unroll it:

$$S_n = \alpha^3 S_{n-3} + \alpha^2 (1-\alpha) t_{n-3} + \alpha (1-\alpha) t_{n-2} + (1-\alpha) t_{n-1}$$

unroll this too

then one thing that can be noticed is that,

this formula gives more weightage to recent actual time $(1-\alpha) t_{n-1}$ and lesser to previous time $(\alpha^2 (1-\alpha)) t_{n-2}$.

→ So, SJF is most practically optimal, but it's not practical. We have to rely on prediction.

NOTE: If we are not using CPU to execute our processes, then we are not effectively using CPU. ~~Practically optimal~~

$$\text{CPU Efficiency} = \frac{\text{Time to exec. jobs}}{\text{Time exec. jobs} + \text{Context switch time} + \text{Other time}} \times 100\%$$

PAGE NO.:

DATE: / /

Ques: We have following jobs:

#	Pid	A-T.	B-T.
1.	P ₁	0	8
2.	P ₂	0	7
3.	P ₃	0	4
4.	P ₄	0	16

We use SJF, then calculate average time by with

$$S_1 = 10 \quad \text{if } \alpha = 0.5 \text{ becomes} \quad \text{at horizon} \rightarrow \text{process ends}$$

$$\Rightarrow S_2 = 0.5 * (10) + 0.5 * (4)$$

$$S_3 = 1.5 * (0.5 * 7) + (0.5 * 7) \\ = 7.$$

$$S_4 = 1.5 * (0.5 * 7) + (0.5 * 8) \\ = 7.5.$$

Ans

III Round Robin Scheduling Algorithm (RR)

a preemptive

scheduling algorithm. Preemption means stopping execution of one process to execute another.

Preemption is required to give user an illusion that several apps are running parallelly.


With each preemption, we do a context switch.

In RR we have a time quanta for which we run each process one by one.

PAGE NO.:

DATE: / /

→ It can be implemented using circular queue.




So if some process is coming in b/w then we park it at the end of circular queue (may be LL).

→ Quanta of RA is a timer maintained by H/W, so it's not a software interrupt.

→ Scheduler here needs to be very fast bcz many switches will occur & it's fast bcz we just do push & pull in queue.

# P.ID	WT	BT	TAT	AVG.WT	CFT
P1	0	10	18	3	33
P2	0	9	9	0	9
P3	0	6	15	0	15

Quantum = 2



In b/w time in Avg.W.T = $\frac{9+6+9}{3} \Rightarrow 8$

→ Focusing for triss que.

NOTE If we do not have any other process in ready queue then we will skip context switch and continue executing current process. (However, depends on implementation).

→ So, In RR, no process is allocated CPU for more than 1 time quantum in a row, unless it is the only runnable process.

Ques: If a system using RR algo with quanta 195 ms has CS time = 5 ms. Then CPU utilization is?

$$\Rightarrow \frac{195}{195+5} * 100 \Rightarrow \frac{195}{200} * 100 \Rightarrow \underline{\underline{97.5 \%}}$$

→ It will be near 100% if CS time is about zero or very less than 1 time quantum, so that quota ≈ 100 ms.

$$(Ex: \frac{10^6}{10^6 + 0.01} = 100.01\%)$$

→ If we keep large quanta then RR behaves like FCFS & we may fall sick of convoy effect.

→ If we keep small quanta then CPU efficiency decreases due to context switch times.

Typically,

→ RR provides higher avg TAT than SJF, but lesser response time than SJF.

→ Avg waiting time is lower w/ job lengths varying widely, but higher if they have similar lengths (worse than FCFS).

PAGE NO.:

DATE: / /

→ Choosing right quantum is a tradeoff.

Ques: we have 2 processes P₁, P₂. P₁ is running & P₂ is ready to run. OS uses RR. If P₁'s quantum is about to expire, P₂ will be running next in LIFO manner. sequence of events that will occur is:

- a) A timer interrupt occurs.
- b) P₁'s user level state is saved in trapframe (part of kernel level thread).
- c) OS scheduler runs
- d) Context switch from P₁ to P₂
- e) P₂'s user level state is restored from trapframe.

Ques: We have P₁ & P₂. P₁ has 2 threads. 3 Threads in total. What % of processor time

will be spent for running P₁'s thread if all threads are at user level: → 50%.

a) User Level: → 50%

b)

Kernel Level: → 60%


→ FIFO is preferable for batch apps where user submits the jobs goes away, and then comes back to get results.

→ RR is preferable for Interactive Applications.

Ques: Throughput? (Time), CPU utilization = ? (most efficient).

$$\text{Quantity} = \frac{3}{B \cdot T}$$

$P_1 = P_2 = 3$ now both exist pairwise ratios is 3 and



$T \Rightarrow$ 2 jobs per unit of time.

F = 2 jobs per unit of time. (Throughput) 9

$\Rightarrow 8\% \leq 88.89\%$ in CPU utilisation.

Ques: If all jobs have ~~with~~ same length, a RR scheduler provides better avg T.A.T than FIFO?

\Rightarrow False, with RR, each job will finish at nearly same time (on quanta before each other), which will give poor TAT.

Ex: 10 jobs with each taking 100 seconds.

In FCFS, jobs will finish at 100, 200, 300, 1000 sec.

respectively minimum and maximum values.

In RR , with quantum = 1 second , jobs will finish at
991 , 992 . . . 1000 seconds respectively.


So, Avg. TAT of RR is worse if all identical length jobs are there with less quantum.

14

Shortest Remaining Time first (SRTF):

version of SJF. So, if the newly arrived process has a shorter running time than what is left of the currently executing process then the OS will preempt the current process.

<u>Ex:</u>	Process	FT	BT	MT	TAT	WT	CT
P ₁	(Completion)	870	870	17	9	17	
P ₂	1	40	40	4	0	5	
P ₃	2	93	93	24	15	25	
P ₄	3	50	50	7	2	10	



$$\text{Ansatz: } \text{Cosec} \rightarrow \operatorname{Arg}(w) = \operatorname{Arg}\left(\frac{9+0+15+2}{4}\right) \Rightarrow \frac{26}{4} = \underline{\underline{6.5}}$$

- SRTF can be implemented using min heap, whenever a new job enters in ready queue we insert that in min heap, decrease keys of current scheduled job with remaining B.T. and then pick the job with min B.T.

- FCFJ can be implemented by queue.

- ... R&B and "the word" can "take off" greater power!!

- LJF/LRTF " " " " " " Max heap

↳ coming soon.

PAGE NO.:

DATE: / /

V. Longest Job First (LJF): Opp. of SJF. In this longer burst jobs will be scheduled sequentially (Non preemptively). Can lead to starvation.

VI. Longest Remaining Time First (LRTF): Preemptive version of the LJF algorithm. Can lead to starvation.

→ If a process with long burst time arrives, it can starve.

Example: AFT Job Scheduling Problem


Arrived at time 0: P₁ (burst 3), P₂ (burst 2), P₃ (burst 4), P₄ (burst 8)

P ₁	2	4	6	8	10	12	14	16	18	20
Arrived at time 0: P ₁ (burst 3)	2	4	6	8	10	12	14	16	18	20
Arrived at time 2: P ₂ (burst 2)	2	4	6	8	10	12	14	16	18	20
Arrived at time 4: P ₃ (burst 4)	2	4	6	8	10	12	14	16	18	20

a) LJF:

P ₁	P ₃	P ₄	P ₂
3	9	17	21

b) LRTF:



(Same answer (Gate 2006 CS/E))

No starvation occurs with this scheduling scheme as well.

PAGE NO.:

DATE: / /

Scheduling with mixed workloads: Practically, process do both I/O and processing work. It also goes for I/O operation in b/w i.e. blocked state.

Ex: $P_1: \text{CPU} \rightarrow \text{IO} \rightarrow \text{CPU}$

$P_2: \text{CPU} \rightarrow \text{IO} \rightarrow \text{CPU} \rightarrow \text{IO}$

Note that with a single CPU, two process can't do CPU together, but they can do I/O with overlap by default unless explicitly given in the question.


If process do more I/O than CPU, then process is called I/O bound.
If CPU / I/O is less than CPU, then process is called CPU bound.

Ex:

$P_1: \text{CPU} - 7, \text{IO} - 3, \text{CPU} - 3$

$P_2: \text{CPU} - 5, \text{IO} - 8, \text{CPU} - 7$

Draw Gantt chart for below algorithm:



a) FCFS:

How we choose process which came first in ready queue either from new state or from blocked state, it doesn't matter. We just do FCFS.


PAGE NO.:

DATE: / /



b) Shortest Job First: Process Arrival Completion



c) SRTF: Waiting time should be minimized



d) RR with quantum = 2



Priority Scheduling: A priority number is associated with each process. CPU is allocated to the process with highest priority.

→ SJF is priority scheduling algorithm where priority is inverse of predicted next CPU burst time.

Default

PAGE NO.:

DATE: / /

\rightarrow It may also suffer from starvation as low priority processes may never execute.

\rightarrow Solution is Aging i.e. with progress in time, increase priority of process. (Highest Response Ratio Next is one of the way to do it).

\rightarrow Priority scheduling is static if priority once given do not change, else it is dynamic.


\rightarrow It can be preemptive or non-preemptive.

(Not writing ex. of non-preemptive as easy).

GATE 2017 CS

Ques: The avg. waiting time if using preemptive priority scheduling algorithm (0 as highest priority) is:

Process	A.T.	B.T.	Priority	C.T.	T.A.T.	W.T.
P ₁	0	10	2	19	49	38
P ₂	5	28	0	33	28	0
P ₃	12	20	3	51	39	37
P ₄	2	16	0	40	38	28
P ₅	9	16	4	67	58	42



$$\text{Avg W.T.} = \frac{38 \times 0 + 37 \times 2 + 28 \times 4}{5} = \frac{145}{5} = 29$$

Ques: Suppose a processor uses a prioritized round robin scheduling policy. New processes are assigned an initial quantum of length q . Whenever a process uses its entire quantum w/o blocking, its new quantum is set to twice its current quantum. If a process blocks before its quantum expires, its new quantum is reset to q . Assume every process terminates. Is starvation possible?

g) If scheduler gives higher priority to process with larger quanta.

→ No, because process will terminate somewhere.

b) If scheduler gives higher priority to process with smaller quanta.

→ Yes, if new process keep coming with quanta q_1 , then old with $2q, 4q$ will starve.

GATE 2015 (JE)

Ques: The maximum no. of processes that can be in ready state for a computer system with n CPU's is:

⇒ independent of n .


→ 'n' in running state.)

GATE 98 CSE

Ques: Consider n processes sharing CPU in RR fashion. Assuming that each process switch takes s seconds, what must be the quantum size ' q ' such that each process is guaranteed to get its turn for CPU in atleast every ' t ' seconds?

PAGE NO.:

DATE: / /

 t can be

at least this. Greater will work also.

work b/c if ' t ' is more P_i will get its turn
within ' t ' time.

$$t \geq (q)(n-1) + (s)(n)$$

$$t \geq qn - q + sn$$

$$\frac{t-sn}{n-1} \geq q$$

$$q \leq \frac{t-sn}{n-1}$$

GO

CLASSES

(Many Ques's from this)



Try Them

Lecture Notes

★ Interprocess Communication: (No practical now, so not much
of IIPC) It is comp. so will not go in details)

information about processes and their methods?

OS provides them abt what is required.

→ If two processes within a system wants to communicate, then they will take help from OS. But if they are in diff. system, then along with OS, CN help is also required.

★ OS provides various facilities for IPC such as:

a) Shared Memory: This is easiest way for IPC.

Sharing memory in user space. Where one process writes and other reads.



→ One process will create an area in RAM which the other process can access. For this, they need help from OS. (i.e. for creation)


→ Now both can access that shared memory like a regular memory w/o OS intervention i.e., in user mode bcz shared memory is in user space.

→ This shared memory is not heap or stack, it is diff. memory.

PAGE NO.:


DATE: / /

b) Message Passing: In this shared memory is created in the kernel space. So system calls are needed for the communication. It's benefit is they do not share any address space for communicating, so memory isolation abstraction is maintained.



Not imp.
c) Pipes:

It can only be implemented within parent or child. Almost same as message passing but it has pipe buffer where we can read or write in any sizes, fixed size is not required.



All of these can be implemented with support from libraries. (Sir showed C code).

Module-2

PAGE NO.:

DATE: / /

Synchronisation:

→ If multiple processes try to read & write in a shared memory then we should be careful, because it may lead to inconsistency which we did not expect.

→ Need of synchronization with the help of this example:

The too much milk problem

time	You	Your Roommate
3:00	Arrive Home and open the door	Arrive home
3:05	Look in fridge, no milk	Look in fridge, no milk
3:10	Leave for grocery	Leave for grocery
3:15		Arrive home
3:20	Buy milk	Look in fridge, no milk
3:30	Leave for grocery	Leave for grocery
3:35	Arrive home with milk	Arrive home with milk
3:40		Buy milk
3:45		Arrive home with milk
3:50	Arrive home with milk	

→ Oh, no! Extra milk's been wasted.

Something similar can be the issue in as many you & your roommate are processes in a single shared memory (or threads).

Example in next slide: when in int, 2

initially 2010 is stored in memory int ←

PAGE NO.:

DATE: / /

for Ex:

$$n = 50;$$

$$n = n + 1;$$

Suppose there are two locs and run by two processes, loc is shared.

If both of them run it concurrently then n will be

S2 by sure at the end of both processes' execution.

But, if we allow interleaving b/w they run concurrently,

final value of n can be S1 or S2.

(multiple) lines \rightarrow serial execution & many other scenes.

→ How?

strongly wrt

$n = n + 1;$ looks like this in low level: (1000, in hex)

1). LOAD R1, 1000

2). ADD R1, 1.

3). STORE R1, 1000

(will not change ans. if preempted)

a) Now assume P1 runs line 1. * to gets preempted.

P1 Register R1 has value: 50.

b) Now P2 gets scheduled & it completes execution of,

on three lines (BTW R1 i.e. Registers for both P1, P2

will be different despite having same name), so update
S1 in n .

c) Now P1 again gets scheduled from 2nd line, its register

contains 50. It updates it to S1 locally & then

stores back S1 in n .

so n finally has S1.

So, this is where synchronization is required.

→ This situation is called Race Condition.

- Race Condition: A situation where several processes access & manipulate the same data concurrently so the outcome of the execution depends on the particular order in which the access takes place is called a Race Condition.

- Critical Section: Area containing shared variable
(Ex: $n=n+50$, in prev. example)

- The important feature of the system is that, when one process is executing in its critical section no other process is allowed to execute in its own critical section.

- Very naive way to achieve this is using sequential execution, but it reduces CPU efficiency so not beneficial by using preemptive scheduling algorithms.

- An analogy of that can be developed here in using washroom (analogous to critical section) having free engaged tags.

- Note that ~~you~~ critical sections in different threads are not necessarily the ~~in~~ same code segment.

- ## → General structure of protein

Chloroform oil 50 ml 300 mg 1000 mg

2. It is ~~not~~ good to worry and

entry/section

at patient is retained as

Critical Section

exit

Answers section

*3. *Acacia* (*hovea*)*

PAGE NO.:

DATE: / /

→ And we have to write entry and exit codes for synchronisation. For this we will try various attempts.

Before that we will go over some important necessities

We'll need a simple solution for synchronisation.

**

Ques: What can be the minimum & maximum value of count?

Count = 0;

Thread 1: contains for loop i.e. count++ is running

for(i=0; i<10; i++) { count++; } So count is

Thread 2: prints current address of program and

initially for(i=0; i<10; i++) { count++; } is running

⇒ Maximum: 10

when we execute serially.

Minimum: 2

Two threads T1 → T2 load instruction only.

So register is having 0.

T2 → All Instructions 9 times

So value of count is 9.

T1 → Increment & Store in count.

So value of count is 1.

T2 → Load instruction only

So register is having 1.

T1 → Complete all of its execution (9)

Count is 10.

T2 → Increment & Store in count, (Finish Execution)

count is 11.

CSe ≡ Critical Section Flag

C_{SW} = Context Switch

PAGE NO.:

THESE WERE

DATE : 6 /

→ These aptitude types of questions just hit and trial will work

~~behaviour~~ structures of part of systems

Donald photo (2001) ed top band 19 next mirror

Requirements / Necessities of Critical Section Solution:

functions and maps to most partitions in \mathcal{P}_{max}

a). Mutual Exclusion: At most one process in C.Se.

white(s);

CSE code

while(1);

cse code

→ This code is providing MF as no one will be able to enter CSC, which satisfies above requirement of atleast L

→ As we can see alone M.E cannot provide solution to Critical Section. we have other requirements too.

b) Progress: It says there should be some progress i.e. At least one process in CSE (means no

At least one process in CSE C means no

deadlock) von T. E. C. Finocchiaro mit 10 Minuten über 10000 Schritte

Now ME to Progress → Critical Section Solution.

• 23. *Tanacetum* ~~is~~ and ~~not~~ $\rightarrow = 1$

→ So both these conditions say exactly one process is allowed to be in critical section.


→ Another requirement can be:

BW = Bounded Waiting
By W = Busy W = Busy Waiting

PAGE NO.:

DATE: / /

- c) Bounded waiting: If p_1 is executed, $cs_1, le_1, p_2, p_3, p_4$ are also in req. to execute Critical section then p_1 should not be immediately allowed to execute critical section. In case no one is waiting then it can be allowed.



Violations:

Mutual Exclusion	Progress	BW
------------------	----------	----

→ So any solution following ME + Progress + BW Conditions, then it is a valid CSE solution.

→ Now, there are three ways to implement CSE Solution.

- Via user: Write user code.
- Via OS support: Code with system calls.
- Via H/w: special h/w instructions help.

PAGE NO.: 1
DATE: 11/12/2023

→ Formal Definitions: given (By Galvin) without any at any time in any critical section is not executing, then no other process should be exec.

a) Mutual Exclusion: If process P_i is executing in its CSE, at any instant of time, then no other process should be exec. hold in their CSE. Process that want to enter their CSE will wait for P_i to leave the CSE.

b) Progress: If no process is executing in its critical section, then some process wish to enter their CSE, then only one process that aren't exec. (tough) Not writing.

* In laymen terms, the purpose of this condition is to make sure that either some process is currently in CSE working on some work, or, if there is at least one process that wants to enter the CS, it will do then do some work. In both cases, some work is getting done so therefore all processes are making progress overall.

c) Bounded Waiting: There exists a bound, or limit, on the no. of times that other processes are allowed to enter their CSE after a process has made a request to enter its CSE before that request is granted.

In laymen terms, process p should not be bypassed by P' .

wait time. Here, formally, reentry won't be issue if we are giving a guarantee on the no. of times it can reenter immediately. But, by default we keep this no. of times as 1.

PAGE NO.:

DATE: / /

Goodway

★ To solve questions, check following conditions (if any one condition fails, then not a CSE solution)

1. Mutual Exclusion

1.1: One process in CSE, another process tries to enter → Show that second process will block in entry code.

1.2: Two (or more) processes are in the entry code → Show that at most one will enter CSE.

2. Progress (= Absence of Deadlock)

2.1: No process in CSE, P_i arrives $\rightarrow P_i$ enters.

2.2: Two (or more) processes are in the entry code → Show that at least one will enter CSE.

3. Bounded Waiting (= Fairness)

3.1: One process in CSE, another process is waiting to enter → Show that if first process exits, the CSE attempts to re-enter, show that waiting process will enter.

⇒ Now try to find counter example of above conditions, if we are able to do, then respective requirement not satisfied (i.e. CSE soln is not a good soln).

while (cintrested) \equiv while (intrested == 1)intrusted \leftrightarrow busy \leftrightarrow lock (used interchangeably)PAGE NO.: / /
DATE: / /**Critical Section Solutions: (Software Based)**

(i) using shared memory and LSV

not suitable for shared memory problem

Attempt 1:

interested = 0;

// shared.

P₁:P₂:

1) While (cintrested);

1) while (interested);

2) if (P₁ \rightarrow interested == 1) then P₁ \leftarrow 1; else interested = 1;

3) // CSE

// problem of mutual exclusion // CSE

4) interested = 0;

interested = 0;

X \leftarrow WA

1.2

Satisfied?

No.

X \leftarrow AMP₁ will enter

If P₁ is preempted before line 2, after executing while & before updating interested. And P₂ is scheduled, then both will enter in CSE. \therefore Mutual Exclusion is not guaranteed.

1.1: Satisfied?

Yes

But if No body has entered then P₂ too enters it will be blocked.

So attempt failed as no ME.

\Rightarrow A CSE soln is acceptable if all three requirements are satisfied.

A serial solution is not provided.

PAGE NO.:

DATE: 07/07/24

2.1 → Satisfied
 Yes, as new process can always enter if nobody in CSE & busy will be zero.

2.2 → Satisfied

3.1 → Satisfied

→ No, as P_1 can enter again & again

w/o asking P_2 .

So, In this soln

MF $\rightarrow X$, Progress $\rightarrow \checkmark$, BW $\rightarrow X$

Attempt 2:

int turn = 0; // (or 1) shared var

P_1 : if turn == 0, then P_1 can execute

while (turn != 0); // P_2 can't execute while (turn != 1);

Cle

turn = 1;

turn = 0;

Now → note that it will provide strict alternation to P_1, P_0, P_1, \dots

(Assume turn only for above two processes)

1.1 → Satisfied ✓

1.2 → Satisfied ✓

2.1 → Satisfied ✗

→ No, assume turn is zero, & P_1 want to execute, it can't.

$i = 1-j$ $\begin{array}{c} i \\ \downarrow \\ 1 \\ | \\ 0 \\ \downarrow \\ 1 \end{array}$

3: line \rightarrow satisfied \rightarrow you left to go to slot 0
 since monitor is now ready to go, so will happen

So, the soln has ME ✓, Progress X, BW ✓

Attempt 3:

P₀:

want[0] = T; //

while (want[1] == F);

3) Cse; // instead of P₀ it is Cse;

want[0] = F;

ME: 1:1 \rightarrow Satisfied

1:2 \rightarrow Not Satisfied \rightarrow Progress of condition

P₁:

want[1] = T;

while (want[0] == T);

3) Cse;

want[1] = F;

Progress: 1:1 \rightarrow Satisfied \rightarrow Progress \rightarrow to be imported

1:2 \rightarrow Not Satisfied \rightarrow Progress \rightarrow to be imported

Line 1, until return \rightarrow If preempted after line 1 by P₁, it starts exec deadlock will occur.

BW: 3:1 \rightarrow Satisfied.

Do not forget that if P₁ wants to enter monitor again to P₀ is in Cse then want[1] is True.

∴ BW is clearly satisfied.

PAGE NO.:

DATE: / /

NOTE Deadlock is one of the reason due to which progress halts. Other reason is when single interested process is not allowed.

Q1. Q2. Q3.

Question:

P1:

P2:

$$\text{while}(\text{S1} == \text{S2});$$

CS

CS

$$\text{S1} = \text{S2};$$
~~S1 = S2; S1 = !not(S2)~~

(T = F) (F = T) (S1 = S2) shows

S1 & S2 are shared boolean variables.

$$\Rightarrow \text{MF } \checkmark \quad \text{Progress } X \quad \text{BW } \checkmark$$

Similar to Attempt-2 i.e., strict alteration.

→ Progress is not satisfied when any process which is not interested to enter into the CS will not allow other interested process to enter into the critical section.

NOTE Process's code need to be surrounded in infinite loop so as to be liable to run again & again. Take care of this, else there can be a huge problem.

PAGE NO.:

DATE: / /

Attempt-4: If we have to wait for 3rd thread then how?

→ Since the 3rd thread has to borrow priority so we have to wait.

Peterson's Solution: This is a combination of Attempt 2 & Attempt 3.

→ initial/shared variables: $x, y, i, j, favored$ in attempt 3.

int want[2] = {F, F}; // regarding own self

int favored = 0;

initials based on logic in fig. 3

Process 0:

want[0] = True; (i.e. waiting reader) want[1] = False; (i.e. writer)

favored = 1; (i.e. 1st priority claim) favored = 0;

while (want[1] && favored == 1); // i.e. while (writer is there)

int p[2]; (i.e. priority period) int d[2]; (i.e. duration of priority)

CS;

want[0] = false;

want[1] = false;

Here favored var. represents that I ^{favour} other process before me
if it arrived before me set want var as True. Process will
not run if want is False or other process is True as we have favored
it.

* It is somewhat analogous to trial room where two people
want to go but asking each other that you go first, you go.
Person 1 saying last that you go will not go & other person
will go as first person said at last.

Note that w/o favored it is Attempt 3 & having

deadlock when both want are True.

Favored will break tie if both want are true i.e. both sides interested. Process setting favored at last will not execute & favoring the other person to execute initially.

So, it is a good SW based solution.

Busy Waiting: Situation when process is waiting in "while loops" while wasting CPU cycles instead of sleeping. Also known as "spinning". All of above attempt do busy waiting & thus is a kind of drawback.

CLASSES

Ques: ~~Good~~ ~~Java~~ ~~multiple~~ ~~thread~~ ~~can~~ ~~not~~ ~~share~~ ~~variable~~

```

    P0: ... main part of program + P1: ... in ->
    while(1) + flag that after this will be while(1) +:
        flag[0]=1;           // set flag to 1, so if turn=1, then flag[1]=1;
        turn=1;               // turn = 1, blue ring will be turn=0; red
        while(flag[0]==1 & turn==1);
        interval(<CS>);      // if directory open, wait <CS>
        flag[0]=0;             // flag[0]=0, turn=0, so turn=1
        <RS>
    }
}

```

PAGE NO.:

DATE: / /

a) If P_i is in CS, then value of shared variable is anything

$\rightarrow \text{flag}[0] = \text{Anything}$

$\text{flag}[1] = \text{False}$

$\text{turn} = \text{Anything}$

Incorrect solution : $\text{P}_1 \rightarrow \text{P}_2 \rightarrow \text{P}_3$

b) If P_i is in CS, then value of shared variable is anything

$\rightarrow \text{flag}[0] = \text{Anything}$ under { regard pick, turn as

initial condition $\text{flag}[1]=10$ and damage function D is SET

and $\text{turn} = \text{Anything}$ if function D is no in turn order

making up to $\text{incorrect address of turn variable}$

c) If P_i is in CS, P_j is in CS, then $\text{flag}[0]$ is anything

$\rightarrow \text{flag}[0] = \text{Indefinite}$ (and P_i is in CS) \Rightarrow turning P_j

$\text{flag}[1] = 0$

and $\text{turn} = \text{anything}$

\Rightarrow All solution we have been till now are based on solutions out of which only Peterson's solution worked.

But it has following disadvantages:

- Code are slower than hardware.

- Peterson soln way for 2 processes. However we can generalise for more processes by taking limit breakdown in advance.

- Busy waiting i.e. wasting CPU cycles.

- Hard to convince that solution will work because exponential no. of interleavings are possible.

PAGE NO.:

DATE: / /



Hardware Supported CSE Solutions!

Attempt 5: Disabling Interrupts

We can disable interrupts (when interrupts are disabled no interleaving happens) when processor is in use.

This is a working approach but it becomes inefficient

when we are on a multiprocessor environment. Then either we have to disable interrupts of all processors which is a costly operation since process can go to other processor so inconsistency can come.

It is also unsafe to give user processes the power to turn off interrupts. (What if one of them did it & never turned them on again?).

Attempt 6: Atomic Operations

Hardware itself provides some atomic operations to execute read-modify-write operations in one Assembly instruction.

These are H/w dependent. Some of them are common:

- a) test_and_set (type *ptr): Sets *ptr to 1 & returning previous value.

- b) fetch_and_add (type *ptr, type val): adds val to *ptr & returns prev. value.

PAGE NO.:

DATE: / /

~~Not impl.~~

3) compare-and-swap (type *ptr, type oldval, type newval):

If $*ptr = \text{oldval}$, set $*ptr$ to newval & return True,
else return false only.

→ In exam, proper definition of these instruction will be given, no need to byheart these. (just keep in mind common ones).

→ Remember about ~~attempt~~ attempt in spinlock (see soln). It was not
possible to provide me bcz both process could have
busy=1 if initially busy=0 and preemption not limited.

1) while (busy);
2) busy=1;
3) count++;

mitigation 1: busy=0; so it will wait for lock to be free
mitigation 2: busy=0; so it will wait for lock to be free
mitigation 3: busy=0; so it will wait for lock to be free

→ we can remove this issue if we have some way to atomise line 1&2. And that can be done using TSL (Test Set Bit) lockless ad something went to IA for

→ TSL(n) will return 0 if n is 0
1 if n is 1
so Set n to 1.

It may look like TSL Rx,lock as machine instruction
in which lock's data live in register Rx and lock is
set to non-zero value.

PAGE NO.:

DATE: / /

→ Now the implementation will look like this program

```
while (test & set (Relock)) {  
    if (lock == false) {  
        lock = true;  
    } else {  
        // do nothing  
    }  
}
```

and this will implement the safety property, because it is

now it has satisfied MP + Progress condition at least one CPU

But BW is not satisfied.

→ It is a good approach! These advantages are:

- ✓ It is applicable to any no. of processes on a single or multi processor environment.
- ✓ Simple & easy to verify.
- ✓ Multiple use can be supported by their own variables.

→ But its main disadvantage is "Bounded waiting is not satisfied", which can lead to starvation. And, similar to peterson solution it also have Busy waiting.

→ All of these problems can be solved using Semaphores.

Sphr & Semaphore

PAGE NO.:
DATE: / /

~~★~~Semaphores (Attempt 7)

Given by dijstra in 1965.

It can be considered as "normal int variable" which can be initialised, incremented & decremented (atomically) or (w/o race condition) only. (2) ✓

There is no way to read the value of semaphores.

Two operations supported other than initialisation value:

- P() / Down() / Signal() \rightarrow decrement by 1
- V() / Up() / Signal() \rightarrow increment by 1.

Derived from words
protection problem
verbog.

→ There are mainly two types of semaphores, Counting Sphr (can take any integer value) and binary semaphore (can take 0 or 1). \rightarrow Also called Mutex

→ Binary semaphores provide mutual exclusion (so also called mutex) and system provides wait & signal

→ Counting semaphores can represent a resource with fixed multiple instances. (Reading Writing Ex.)

→ Pre & Post codewise works on P(s, pr == 0) &

swap and P(S) &

if (s == 0) while(s == 0);

s = 0;

V(s) { swap pr == 1 }

s = 1; } (2) 9

j

i

l

l

for Mutex

→ A mutex is a lock that is held by one thread at a time.

→ It is used to ensure mutual exclusion between threads.

→ It is implemented using semaphores with value 1.

Date: _____

PAGE NO.: _____

DATE: / /

(with CS)

Now code can be viewed as:

 $S = 1$

P1:

P2:

List P(S) and V(S) for P(S) bushido and V(S) μ (μ)

In CS implementation, CS implementer handles all errors.

V(S)

V(S) μ (μ)

Implementation for more info refer notes on CS part

→ Previous code of mutex suffers from busy waiting (CPU wastage). This can be avoided by:

P(S) {

 if ($s == 0$) {

put in queue;

sleep();

}

V(S) {

 if something in
 queue wake up it;

s = 1;

This is how actually mutex are implemented.

→ Similarly counting sems can be implemented as:

P(S) { (if s <= 0) sleep(); } V(S) { if (s > 0) {

s = val - -;

s = val + +;

 if ($s > val > 0$) { if ($s > val <= 0$) {

put in queue;

remove from queue;

sleep();

wakeup();

}

}

}

This will work for both type of sems.

Initial value of s_{val} determines max no. of processes we allow. i.e. $s_{val} = 1$ for mutex answer.

PAGE NO.:

DATE: / /

P.T.R.

~~→ P()~~ basically releases Only if signal has non-zero value. ^{in start} Not for ending

returning (If zero or negative then it blocks). ^{decrements} pointer

i.e. value up to which limit ^{granted} no task exec.

→ V() never blocks, It always releases values, but just increases ^{in start} ~~val.~~

→ Positive Value means no. of tasks available now (i. Negative

means threads waiting for resource. ^{in start} ~~val.~~

initially so suppose 00000000000000000000000000000000

Now write P() before cs and V() before after cs to initialise

initialisation is → Val with one for Mutex exclusion. (Binary Sphrs).

Waiting for other processes out of

* Ques: We want Stmt A2 from process A to complete before

Stmt B4 from process B, giving ^(A2 < B4) Implement

using

CS1
CS2
A2;
B1;

CS1
CS2
B2;

CS1
CS2
B3;

CS1
CS2
B4;

A1;

B1;

A2; ^(A2 < B2) for b2 to wait in A2

A3;

(i.e. B2); ^{one of processes will}

A4;

B4;

A5; waiting out, B5; pt. b2 to wait in A2

wait(); ^{wait now} signal(); ^{in start} then

→ Just write P() before B4 & V() after A2 to initialise

value with 0.

P = 0000

CS1 pt. A2 to initialise ()

PAGE NO.:

DATE: / /

Ques: GS 92

At a particular time of computation, the value of a counting semaphore is 7. Then if 20 P & 15 V operation were done on semaphore, final value of semph is:

⇒

$$7 - 20 + 15 = \underline{\underline{2}}$$

Ques: Q53

Ques: A shared variable s is initially initialised to zero and is operated on by four concurrent processes w, x, y, z as follows:

initially s was read by w from the shared memory structures

(only by w) and then w writes x to s . If s is initialised to two. Maximum value of s possible is?

initially s was read by w from the shared memory structures

\Rightarrow	w	$p(s)$	X	$p(s)$	y	$p(s)$	Z	$p(s)$
	Read		Read		Read		Read	
	$\text{Process } k+1;$		$k+1$		$k=2$		$k=2;$	
	$\text{write } Y()$		$\text{written } Y()$		$\text{written } X()$		$\text{written } Z()$	

If s was initialised by 1 then mutex was available for no consistency so $\min = \max = -1$

As s is initialised by two, two process can enter in cse at same time.

So $\max = 2$ and $\min = -1$

↪ overwrite $Y \& Z$ by $W \& X$

$$\min = -4$$

↪ overwrite $W \& X$ by $Y \& Z$.

PAGE NO.:

DATE: / /

Observation: fill blanks w/ op desired (i.e., ABABAB) in such a way as to commit or balance a most favourable flow UD ST. (not)

P:

while(1) {

//blank1 lab1 is E, i.e., //blank3 may do A

print(A);

//blank2

}

Q:

while(1) {

print(B);

//blank4 & 9

}

(2nd run) v

→ We will have two sphrs S & T, S=0, T=1

blank1 → P(T)

blank2 → V(S)

blank3 → P(S)

blank4 → V(T)

CIO
Ques:
=

* Binary sphrs initialised as $S_0 = 1, S_1 = 0, S_2 = 0;$

P0:

to Q1 while(true) { /* and to wait(S1); printing, then .wait(S2); */ }

wait(S0);

P1:

release(S0);

P2:

/* release(S0); */

Balancing: release(S1), wait(S2) and print no HA.

Also at release(S2); period might be good virtue of

}

Q2: How many times will process P0 print '0'? (since 12)

wait leads to wait S0 and S1 initially both are off

→ It has to print once w/o problem, then it can print one or two more times on the basis of scheduling of P1 & P2. So At least twice.

↳ Ans.

(It would be exact thrice, if it was counting a sphr with some initialisation)

instead of binary

PAGE NO.:

DATE: / /

→ Note in prev. question, only P_0 was surrounded by while loop. If all were surrounded then O printed 10 times.

CS 97

Ques:

Each process P_i , $i=1 \dots 10$ is coded as follows:

$\text{while}(T) \{ \dots \}$

$P(\text{mutex})$

C_S

$V(\text{mutex})$

Q: If $T = 1, 0, 2, \dots, T = 8$ respectively, what will happen?

The code for P_{10} is:

$\text{while}(T) \{ \dots \}$

$V(\text{mutex})$

$T = 3, 4, 5, 6, 7, 8, 9, 10$

$V(\text{mutex})$

Maximum no. of processes that can be inside at any moment?

⇒ All of them can be there because P_{10} is surrounded by while loop. So despite binary semaphores being initialised to 10, all 10 can be in CS at same time.

If while was not around, P_{10} semaphore initialised by one then atmost 3 can be there at same time (and one after them was P_{10}).

processes

will deadlock, print "maximum no. of processes in CS is 10".

maximum no. of processes in CS is 10.

PAGE NO.:

DATE: / /

Q 2003

Ques: Suppose we want to synchronise two concurrent processes P and Q using binary semaphores S & T. The code for P and Q is:

P: (P) V

(P) V

while(1) {

W

print('0');

print('0');

} X

Q: (Q) V

(Q) V

while(1) {

W Y

print('1');

print('1');

} Z

Let us suppose $S \neq 0$ & $T = 0$ S = 0
T = 1

such that it

What can we fill at W, Y & Z will ensure that the output string never contains any substring of the form $0^n 1^m 0^k 1^l$, where n, m, k, l are odd?

Sol: ZT gives int of 200 supported interleaving

\Rightarrow Basically we want consistency, no interleaving should happen (only interleaving can print above format strings).

This can be done if bottom row is used always

writing $w = P(S)$ and $x = P(S)$ will printwriting $y = N(S)$ and $z = V(S)$ will printand s initially 1 but s initially anything.Explanation: s not in $0^n 1^m$ pattern

Ques: Which of the following can lead to deadlock? Mutex a, b = 1

a) P(a); M(a); V(b); L(a); M(b); V(b); P(b);

P(a); P(b); L(a); M(b); V(b); P(b); P(a);

V(a); V(b); M(b); L(a); M(a); V(b); V(a);

V(b); V(a); L(b); M(b); V(b); V(a); V(b);

V(b); V(a); V(b); L(b); M(b); V(b); V(a);

PAGE NO.:

DATE: / /

 P_0 : P_1 : P_0 : P_1 (a) $P(a)$ (b) $P(b)$

d)

(a)

(b)

(b)

(a)

d)

(a)

(b)

cs

cs

cs

cs

V(a)

V(b)

V(a)

V(b)

V(b)

V(a)

V(b)

V(a)

⇒ b & c only

(V's don't matter in deadlock)

Gates
One:

Tough (DIY once) (Lecture - 20 OS)

→ We need to make the sphrs, $P()$ & $V()$ code atomic too, else we are again stuck wif any interleaving happens. We do this using TSL lock.

Busy instruction. There we have busy waiting but we already know $P()$ & $V()$ are small code so much CPU is not wasted. Problem arises when busy waiting causes too much time waste or other process who is exec. cs. is taking too much time. Here too much time is not taken, so busy waiting is then but minimal.

→ Bcs, we use TSL to sync. $P()$ & $V()$.

→ Sphrs are better than usual TSL instruction bcs TSL can be too long but sphrs shorter even for very short operations.

Basically by using sphrs instead of TSL, we have shifted busy waiting from CSE code to fine small code.

*** Classic Synchronisation Problems**: There are various classic kind of (called as basic) problems that represent a class of synchronisation situations. Once we know the "generic" solution to these problems template, we can use them according to our future needs. We have mainly three problems in our syllabus.

*** a) Producer Consumer Problem**: In this we have:

- Multiple producer threads
- Multiple consumer threads
- All threads modify same buffer synchronously
- No production when buffer is full.
- No consumption when buffer is empty.
- Only one thread, be it producer or consumer (one thread) can only modify the buffer (use) at any time.

Producers:

- gen. item (locally)
- fill buffer with items

Consumers (and) Drivers:

- get item from buffer
- use it (locally)

There is no access buffer so, it's safe.

- We can cover Cse with P & V or a mutex but, overflow/underflow conditions are not fulfilled then, they also needed to be handled.

PAGE NO.:

DATE: / /

- To solve this let's have two counting semaphores (empty, full).
 empty (represents free space for items in buffer), be full
 full (represents full space (by items in buffer)).
 initial value of empty semphr is N (size of buffer).
 initial value of full semphr is 0.
- Initial value of empty semphr is N (size of buffer).
 full semphr is 0. (N is size of buffer).

Final Implementation with all conditions satisfied using

Producer:

do {

(* produce an item locally *) / if item arrived then

if item is affected then increment full

K1 P(empty);

K2 V(mutex);

loop to (K2) /* e.g. i.e., update item to buffer */ K3 P(mutex);

K4 V(full);

} while(true);

initially empty

Consumer:

do {

K5 P(full);

K6 V(mutex);

(* use; i.e. cut item from buffer *)

K7 V(mutex); /* if V(mutex) then add item and set */

K8 P(empty); /* consume item locally */

} while(true);

Here we have three aspects: mind-body-spirit (d)

<u>Symbol Name</u>	<u>Type</u>	<u>Initial Value</u>	<u>Notes</u>
empty	Counting	int open N	can review A ←
full	Counting	int close S0	repairs algorithm ←
matrix	Binary	to update from world	←

Ques: What is our main goal in sports? To win or to improve?

→ **Underflow Condition**: i.e. if Consumer will consume even if buffer is empty.

Qn: what if we don't have empty spher?

→ If the producer will keep on producing even if buffer is full.

Ques: What is we swap $l \leftrightarrow r$? (or $s \leftrightarrow c$) loc.

It may lead to deadlock if buffer is full (i.e. $empty = 0$) or buffer is empty ($full = 0$)

Ques: Implementing use swap $3 \leftrightarrow 4$ (or any $i \leftrightarrow j$) location of A

⇒ No problem at all.

P-102 TWO LAMPS ADDED TOPI

Guru IT08, IT04, IT06, CS99, CS2002, CS14(SET2)

DIY.

b) Reader-Writer Problem: In this we have:

- A reader reads the data but won't change it.
- A writer can change the data.
- Multiple reader & writer threads.
- Allow many readers at a time but 0 writer.
- Allow single writer at a time & 0 readers i.e. if writer is in use then no other writer and no reader. And if reader is in use, then no writer only readers are allowed.
- ⇒ If we surround CSE by P & V of a single mutex, then all conditions are achieved except that multiple readers are not allowed at a time.
- ⇒ If we have 2 mutexes only, one writer, then all conditions are satisfied except that 1 writer & readers are in CSE at same time.
- ⇒ To solve this problem we can stop writer when first reader goes in & allow it when last reader comes out.
 (we can use counter for it.)
- ⇒ It can be achieved by following code:

PAGE NO.:

DATE: / /

binary sem. mutex = 1; // 109 glancing with std::lock

critical binary sem. mutex = 1; std::lock_guard<std::mutex> lg(mutex);

int readcount = 0;

beginning no writer present std::lock_guard<std::mutex> lg(mutex);

writer: (extern) void writer(); // reader: if reader is not

before do for writer do { new writer }

/* 1 */ if (ad_p(wrt)) and top is writer /* 4 */ if (permute); // reader

/* 2 */ else if (*writer == 0) /* 5 */ if (readcount++); // reader

/* 3 */ V(wrt); /* 6 */ if (readcount == 1)

start by while(); or for (int i=0; i<7; i++) ad_p(wrt); //

unlock and below unlock /* 8 */ L_V(mutex); //

/* 9 */ . . . /* 10 */ if (readcount <= 1) /* 11 */ if (readcount--); //

/* 12 */ if (readcount == 0) /* 13 */ if (wrt) V(wrt); // Lock Reader

+ pri. priority thread if /* 14 */ if (V(mutex));

. . . do while (true);

unlock and unlock function wait.

unlock and unlock after read count.

→ we need to protect readcount else inconsistency may

create because there are multiple readers

will get priority after waiting "unlock"

Question: What if we swap following lines?

a) 6 & 7 outside mutex protection and before

→ Preemption just after V(mutex) may never make readcount

top == 0 is swapped from 0 to 12 for i.e. condition & writer are not blocked despite reader being inside code.

However, NO deadlock only inconsistency.

PAGE NO.:

DATE: / /

- b) 12 & 13 line outside P & V of mutex.
- ⇒ It can be possible that readcount goes negative
 - ⇒ It can be possible that many readers are prompted just after if condition is after v(mutex), then many readers will have readCount = 0 or then many writers can come (if semaphore is not binary), also, V's will be more than one so many V's will be executed.

⇒ There can be a situation that no reader execute this if and writer remains blocked and deadlock may occur.

How?

→ 3 readers are prompted just before if readcount was zero.

Now new reader enters & updated readcount

is set to one. But it can't execute line 7 i.e. P(writ) bcz. wrt is already zero.

Now neither reader can read nor writer can write and deadlock.

c) "readcount++" outside the mutex protection i.e. line 5 before line 7 if you see for deadlock

⇒ Deadlock can happen.

Assume that last reader (when readcount is 0) gets prompted just after readcount --;

then there will be deadlock QED

Writer cannot perform bcz we have not done $V(\text{wrt})$

Now assume many readers do readcount++ sing it's outside protection. If value of readcount will be due to race condition but many readers.

Now the last reader is scheduled again & since readcount is 1, it will finish w/o $V(\text{wrt})$.

Now any schedule reader is scheduled, it will stuck at $P(\text{wrt})$ bcz readcount is 1, so it's reader

Now all ready are stucked at $P(\text{mutex})$ bcz one

busy writer is inside. So deadlock comes from it.

What happens And So it's deadlock in this

time, 2nd step is over. Now waiting for

Dollars 02. In this time, 1st step continues

* C) Dining Philosophers Problem: In this we have.

→ 5 philosophers on round-table.

→ 5 chopsticks b/w each philosopher. 1st

→ In order to eat we need two chopsticks.

→ Philosopher can pick chopstick 1 by 1, not both at once.

→ Once chopstick grabbed, it will not be released before ^{eating}.

• We need a solution which is deadlock-free

starvation free.

High order topic 2nd year suggests HA but not

HA next topic says HA and not HA

Starvation

High order

HA

fork \leftrightarrow chopstick
 \leftrightarrow used interchangeably

PAGE NO.:

DATE: / /

a) \rightarrow the two words are used interchangeably which

Attempt 1: Naive Solution: all philosophers eat simultaneously

for all 1 Philosophers P_i: the philosopher i will do

P_i : $\text{P}_i \rightarrow \text{grab left fork; } \text{grab right fork; } \text{eat(); } \text{release right fork; } \text{release left fork; }$

grab left fork; \rightarrow philosopher i has grabbed left fork

grab right fork; \rightarrow philosopher i has grabbed right fork

eat(); \rightarrow philosopher i is eating

release right fork; \rightarrow philosopher i has released right fork

release left fork;

so next time when philosopher i goes to eat, he will

\Rightarrow It may cause deadlock b/w everyone gets prompted just after grabbing left open fork.

\hookrightarrow Everyone will have one only & wait for another, but no one will release. So deadlock due to circular wait.

So, to get this done we have to break hold & wait so it is done in following two ways: (Attempt 2 & Attempt 3)

Attempt 2: Imposter (knowledgeable) Philosophy

In this All except one grabs left then right but one of them will grab right then left.

P_i, $i=1 \dots n$ (All except last)

grab left;

grab right;

eat();

release right;

release left;

P_n. (last)

grab right;

grab left;

eat();

release left;

release right

Now, we can never have deadlock.

Attempt 3: Both or none

Allow philosophers to grab chopsticks only if both are free. (This need CSe protection to test if free before grabbing them)

Attempt 4: Allow only $N-1$ philosophers for N forks.
(or buy 1 more fork for N philosopher).

Attempt 2, 3, 2+4 are deadlock free & starvation free.

⇒ Important Terms.

BW → Progress

Progress → Bounded waiting

So, both BW & progress are independent.

Progress → No deadlock

No deadlock ↗ Progress

Progress & deadlock are related.

BW & deadlock are not related.

→ Starvation free means if a process is trying to enter its CSe it will eventually enter. It's turn will come back.


Progress + BW imply starvation free.

{ Above two can't imply }

Memory Management (Another Unit)

L-23


- We already know that while the program is in compilation phase, it does not know about physical memory. It assumes its own space from 0 to 2^{32} Bytes and assumes that this available memory is for it only. But in actual, many processes reside in memory. (more details in Program Journey lecture).
- (Virtual memory still exists even after compilation)
- If we load two programs with these virtual addresses in the instructions (starting from zero), then we can not have 2 programs at same time in main memory.
- Also, we can not ask compiler to directly generate physical address because it does not know after how many decades you will run it so at that time which part of memory is available.
- One of the ways to achieve this is by separating program at different addresses.



Here we assume:

- Process address is contiguously stored in main memory.
- Process starts from base address word towards higher word.
- Each process has its own base address.
- Base address of currently scheduled process is in H/w register called base register. (Stored in PCB until process is not scheduled and is reloaded in register on context switch like normal registers).

⇒ Address Translation for this Base Register with



Basically $\text{Physical Addr} = \text{Base Addr.} + \text{Logical Addr.}$

Ques. Logical vs physical Address with examples of abt & abt

abt = address base + offset = memory location required

→ Logical Address is Generated by CPU or programmer
See this only (printf prints this only); we never see reading physical address in memory or writing a word in memory + good word in program

→ Physical Address is address sent to RAM (or so) for R/W operation


(Note: for two diff programs in MM at the same time,

logically these address could be same, but there

Physical address will always be diff

→ Drawback of this Base Register setup is process can generate some illegal address and may do some opn in memory of other process which it shouldn't be allowed to.

for ex:



[] ()
Incl. Excl.

→ So to overcome this problem, we come up with another hardware register "Bound". also known as limit Register. The base register is used to


→ Now a process is allowed to access physical memory in [base, base+bound].

→ Bound contains size of the process. So when,

LA space is = [0, bound-1] or [0, bound]

PA space will be [base, base+bound-1] or [base, base+1]

→ Address Translation in Base Bound Setup:



⇒ This address translation is done by H/w bce it needs to be fast. This hardware is known as Memory Management Unit (MMU).

→ Advantages of Base Register Approach:

• Dynamic Relocation is used for memory relocation.

- Simple & Inexpensive (little logic) w/ implementation.
- Little logic
- Few Registers.

• Simple context switching (Save & Restore few registers).

→ Disadvantages of Base + Bound:

• In All of Base Register, it is complex work.

• Provides Protection of Address Space.

→ Not in Base Reg. Approach.

• It is slow, will take more time than base + bound.

→ Disadvantages of Base + Bound:

- We have to move whole process in MM (Resolved by demand paging).

• External fragmentation (due to 4 pages later).

- Each process must be loaded contiguously in physical memory. (Solved by Segmentation).



Segmentation: Here, we will divide process into some chunks (of any size) & store chunks independently in MM. (Not in hard disk).

→ Segment is variable sized area of memory. It's

major natural extension of base + bound, there

we just had 1 segment per process. Here

we have multiple segments for each process, & one pair of base + bound for each segment.


→ We have one segment map per process which contains values of base & bound, permission & other seg. wise detail for each segment.

→ On context switch, values of base & bound are restored from this table present in kernel.

→ We have segment table base register which holds address of this segment map of current process.

→ We can form segment of any size, but it's done logically like one seg. for code, one for stack etc. but it's not hard rule to do so.

Ex:



So, process stored non-contiguously in MM.

SIBR

Seg	Base	Bound	Per	Page Size
0	10	100	R	1024
1	20	150	WR	2048
2	40	400	R	4096
3	60	20	RW	8192

PAGE NO.:

DATE req. data?

Offset: Location in Segment | Page.

→ After Reaching that segment, where is req. data?
 → Remains same always.



→ In LAs if we have 2^n segments then Most sign. n bits represent the segment no. and remaining total- n represents offset.

Ex:

LA:

within Seg., how much to go?

→ Address Translation in Segmentation:



Eg.: Table given below shows the memory of 32Kb.

Segment	Base	Size
Code	32K	2K
Heap	34K	2K

Find out PA corresponding to LA:

a) 100

→ It will be in Code Segment.

Offset = 100

PA = Base + Offset.

$$= 32K + 100 = \underline{\underline{32800}}$$

b) 4200

→ It will be in Heap Seg.

Offset = ~~4200~~ $4200 - 4 \times 2^{10}$

$$= 104$$

$$PA = 34K + 104 = \underline{\underline{34920}}$$

→ In segmentation we fix the size of segments

created once, but in actual the process may

have diff size of segments at runtime (like

heap or stack). Seg. → fixed, Stack/Heap → Not fixed.

Ex:

Assume we had LA = 10000, out of which
600 is for code, 400 for static data.

Now 9000 will left for stack & heap. Which
may or may not be required.

Problem :-

Now let's how memory management splits segments:

a) Give 4500-4000 to both, then they may be stack need 6000 or heap need 3000.

OR, we are also wasting mm if they do not require that much. If we give 4500 to both, then we are wasting 1500.

b) Give 500-500 to both. but we have already promised of programmer we have 19k space for stack + heap.


c) Put stack + heap at segment place, both against each other to old problem of contiguous memory req.

d) Give fix size and then increase segment \rightarrow in mm available then update its bound \rightarrow in mm not in there, then swap to diff loc. and update base/bound. This solution seems to be working but relocation on swapping entire segment takes time.

External fragmentation: when space is avail in mm but not contiguously.

(Problem in Base & Bound, Segmentation both)

Ex:



We have 90 kB, but still can't bring seg. in memory.

PAGE NO.:

DATE: / /

One solution for External fragmentation is to use more than one segment. This is inefficient.

So, External frag. & fix size of seg. are problems that make segmentation inconvenient.

In base & bound we have no way to avoid unnecessary unused space (alloted to stack which) to be loaded in memory we load entire process there.

Practice on Base & Bound Segmentation:

Ques: No. of base registers in system with 1 CPU?

Ans: $2^{12} = 4096$ (4k for 4k CPU)

Ques: Base=1000, Bound=100. # memory accessed for instruction "LOAD 10, R1".

Ans: 2 (one for fetching ^{int}, one for loading value at address 10).

Ques: VA=10, Base=1000, Bound=100, PA?

Ans: 1010

Ques: If bound=100, how many legal addresses?

Ans: 100 (0 to 99)

Ques: Let's have following process table:

- [Process: A; base: 100 ; limit: 10]
- [Process: B; base: 1000 ; limit: 20]
- [Process: C; base: 500 ; limit: 50]

Ans 6

a) Legal PA for process B:

\Rightarrow 1000 to 1019.

b) When switching b/w Process A to B , if we forget to update bound register , but updates base register

(correcting it, turned 1000 to 1019)

\Rightarrow B could only access 1000 to 1009 , but should be allowed from 1000 to 1019. So might fail unexpectedly.

Ques: Consider following segment table:

Seg.	Base	Limit
1	2100	14
2	1900	10
3	1327	586
4	1952	2156

g) If $LA = 1000$, $PA = ?$

\Rightarrow This would be in segment 2 because $1000 > 1000$ and < 2100

Seg 3.

$$\text{Offset} = 1000 - 2100 + 1327 = 161$$

$$= 2186.161 + 1327$$

$$PA = 1327 + 2186$$

$$\Rightarrow \underline{\underline{1613}}$$

0	1000
1	1900
2	2100
3	1327
4	1952

PAGE NO.:

DATE: / /

b) PA = 1375, LA = ? memory is 32 bit word aligned

It would be in seg 3 and offset is 4d
as it ranges from 1327 to $1327 + 5 \times 80 = 1387$

Offset $1375 - 1327 = 48$
 $\Rightarrow 48$

$$\begin{aligned} LA &= 714 + 4d \\ &\Rightarrow \underline{\underline{762}} \end{aligned}$$

For part b), 2400 is not valid address, as it is beyond the limit.

c) LA = 2400, PA = ?
 2400 is beyond LA_3 , so Addressing Error.

Ques:

Consider following $LA \rightarrow PA$

$$0: 776 \rightarrow 14611$$

$$1: 597 \rightarrow 14432$$

2: 929 \rightarrow Seg. Violation.

* What can be said about base & bound.

\Rightarrow From 2: , bound ≤ 929 (equal by bound
is 929 twin address = 0 to 928 only).

From 0: bound ≥ 776

$776 < \text{bound} \leq 929$

~~LA~~ ≤ 929

Base clearly is $14611 - 776 = 13835$

$$\text{OR } 14432 - 597 = \underline{\underline{13835}}$$

Ques: Assume following simple seg. system that supports two segments: one (size growing) for code & heap, other for stack. $\text{LAS} = 128\text{-bit}$, $\text{PAS} = 16\text{-bit}$. In memory allocation with segmentation, how many segments?

Seg.	Base	Bound
Positively Grows	0	20 bytes
Negatively Grows	1. 512	20 bytes

→ Which of the following are valid LA?

- (a) 123 → No. (size 20 bytes) starts at 1st byte
- (b) 123 → Yes. (size 20 bytes) ends at 1st byte
- (c) 16 → Yes. (size 16 bytes)
- (d) 90 → No.
- (e) 508 → Yes. No? (Yes if it was PA)

LA 0...19 are valid &

123...100 are valid (Last 20 bytes of LAS).

Here it do not matter where we map bcs LA is given with range

→ unit and range will be given

is it valid or is there any error in code?

and we have to find the best solution to minimize the errors

→ Best


Paging:

- free space mgmt., while allocating a new seg. was a problem in segmentation, (first fit or best fit).
- Another problem was external fragmentation obviously.

- When if we keep all the segments to be equal sizes \Rightarrow Paging.
- ↳ No external frag. will be there.

- External fragmentation needs to be avoided because it leads to either space wastage or time wastage.

Compaction: → Relocation of free parts
will save space but waste time.



Compaction

↳ Saves space but time consuming.

- Paging is not really a new idea, it is somewhat similar to our books where we have page, page number, index etc.

Analogy

Virtual Address

Physical Address

PAGE NO.:

DATE: / /

→ It solves the Ext. frag. by using fix size units in both physical and logical memory.

→ It solves internal frag. by keeping this unit small.

→ It is modern technique and suited in current computers.

→ LAs are divided in pages & PAs are divided in frames
↳ Page Size = Frame Size.

Ex:

(LAS) \rightarrow (Pages) \rightarrow (Memory (PAB)) \rightarrow (PA)

Then page table will be an array looking

like

1	11	9	511
0	1	2	3

→ Each process has its own page table.

Given, LAS = 1024B.

PG. Size = 128B

PA LA = 900

PA = ?

Page	Frame
0	3
1	6
2	1
3	1
4	1
5	1
6	1
7	1
8	1
9	1
10	1
11	1
12	1
13	1
14	1
15	1
16	1
17	1
18	1
19	1
20	1
21	1
22	1
23	1
24	1
25	1
26	1
27	1
28	1
29	1
30	1
31	1

$$\Rightarrow \text{No. of pages} = \frac{1024}{128} \Rightarrow 128 \text{ (0 to 127)}$$

$\lfloor \cdot \rfloor \rightarrow$ Integer Div $\cdot \% \rightarrow$ Modular

PAGE NO.:

DATE: / /

→ So 905 LA will be in page

$$905 \text{ } \lfloor \cdot \rfloor 8 = 113^{\text{th}}$$

page

↳ offset will be ~~905~~ $905 \% 8 = 1$ B.

→ Now this is in original pg and location will be

Now 113^{th} pg is in 10^{th} frame

$$\text{So } PA = (10 \times 8) + \text{offset}$$

(address of first page is 10)


$$= 81 \quad (\underline{82 \text{ for } 905})$$

Note that for LA ~~904, 905 ... 911~~, page no. will be 113.

* Address Translation

So. Page No. $\lfloor \cdot \rfloor$ LA $\lfloor \cdot \rfloor$ Page size↳ then offset is LA $\% \text{ Page Size}$ Now from pg. table get frame No. ~~corresponding~~ to pg. No.

$$PA = (\text{frame No.} * \text{pg. size}) + \text{offset}$$



⇒ Same mathematical things in memory part.

$$1\text{KB} \Rightarrow 2^{10} \text{ B}$$

$$1\text{MB} \Rightarrow 2^{20} \text{ B}$$

$$1\text{GB} \Rightarrow 2^{30} \text{ B}$$

$$1\text{TB} \Rightarrow 2^{40} \text{ B}$$

$$1\text{B} \Rightarrow 8 \text{ bits}$$

10^3 B	In CN, when we
10^6 B	measure data
10^9 B	Spec 1

B + Byte

b + bits

PAGE NO.:

DATE: / /

Ques: $LA = 807B$, Pg. size = $8B$, $(A) = 1024B$

Frame No $(100) = 3$.

$$\Rightarrow \begin{aligned} 807 &= (100 \times 8) + 7 \\ &= 800 + 7^{\text{th}} \text{ byte in } 100^{\text{th}} \text{ page} \\ 100^{\text{th}} \text{ page in } 3^{\text{rd}} \text{ frame} &\rightarrow \\ \text{So, } (3 \times 8) + 7 & \\ \Rightarrow \frac{3}{\boxed{24+7}} & \end{aligned}$$

\Rightarrow In decimal.

$$1234 \text{ // } 10 \Rightarrow 123, 1234 \cdot 10 \Rightarrow 4$$

$$1234 \text{ // } 100 \Rightarrow 12, 1234 \cdot 100 \Rightarrow 34$$

Similarly in Binary (Not Intuitive, but Compare)

$$11001 \text{ // } 2^4 \Rightarrow 1100, 1100 \cdot 2^4 \Rightarrow 11$$

$$11001 \text{ // } 2^2 \Rightarrow 110, 11001 \cdot 1 \cdot 2^2 \Rightarrow 01$$

\Rightarrow So - dividing n -bit number with 2^p will give p bits for offset and ' $n-p$ ' bits for page no.

IPS = n bits $\xleftarrow{n-p}$ Pg. No. \xrightarrow{p} Offset

* Imp. $\boxed{\text{Pg. No.} : \text{Offset}}$ pg. size $= 2^p$

n bit LA \xrightarrow{p} IPS $\xrightarrow{n-p}$ Offset

BP = PS + IPS \Rightarrow $2^p + 2^{n-p}$

\rightarrow Also if LA has n bits then $LA = 2^n$ Bytes
(if Byte Addressable)

Ans. $2^p + 2^{n-p}$



Ans. $2^p + 2^{n-p}$

PAGE NO.:


DATE: / /

P.T.R:

$$\Rightarrow \text{LAs} = n \text{ bits}, \quad \text{PAs} = m \text{ bits}, \quad \text{Pg. size} = 2^k \text{ B}$$



Note that offset bits remain same throughout.



↳ bcz page size \equiv frame size

Ques:

$$VA = 8 \text{ bits}, \quad PA = 10 \text{ bits}, \quad \text{Page size} = 2^6 \text{ B.}$$

a) # pages $= 1024 / 2^6 \Rightarrow 2^2 \text{ pages}$

$$1024 = 10000000_2$$

b) # frames $= 2^{10} / 2^6 \Rightarrow 2^4 \text{ frames}$

c) # entries in page table $= \# \text{ pages} = 2^2 = 4$

d) Given page table $= [2, 5, 1, 8], \quad VR = 241$

* PA = ?

$\Rightarrow \text{Pg. No.} = 241 / 2^6 = 3$

Offset = $241 \% 64 = 49$

PA = $(2 * 64) + 49 \Rightarrow 177$

↳ frame number $\Rightarrow 3$ (b)

frame No
from pg. table

Using Binary

$$241 = \underbrace{11}_{\text{Pg. no.}} \underbrace{110001}_{\text{offset}}$$

$$= \underbrace{1000}_{\text{Page}} \underbrace{110001}_{\text{Address}} = \underline{\underline{PA}}$$

561

Using paging, we have solved problem of fixed space mgmt, while allocating a new chunk.

But this single level paging (seen till now) has

Another issue. Consider Ex:

~~Ex 1~~ Pg size = 4 KB, 32 bit LAs.

So 2^{20} pages.

and so 2^{20} PTEs; if each PTE is 40 bytes.

∴ page table size = 4 MB.

This is for one process. May be process is

of 4B only. Now, remaining space is wasted b/w stack and heap. Still pg table is 4MB. So

we have huge pg table even for small process

(compiler assumes huge LAs). We cannot afford

huge table for every process. So we have to reduce Pg. Table Size.

This is done by Multi-Level Page Tables

→ Understand Multi Level Paging then we will see how it's saving space.

PAGE NO.:

DATE: / /

→ No. of bits in LA ≠ No. of bits in PA. (parallel address)

However, offset remains same in both.

→ In page table, along with frame no., we may have other info. also:

- Ex:
- Valid bit = Present bit
- Protection bit
- Present bit
- Ref. bit = Accessed bit
- Dirty bit = mod. bit (will taught later).

Practice Single Level Paging

$$\text{Ques: } LA = 256 \text{ KB} \Rightarrow 2^{18} \text{ B}$$

$$PA = 64 \text{ KB} \Rightarrow 2^{16} \text{ B}$$

$$Psize = 4 \text{ KB} \Rightarrow 2^{12} \text{ B}$$

a) No. of pages = $2^{18} / 2^{12} = 2^6$

b) No. of bits in pg offset = 12 (standard)

c) No. of frames = $2^{16} / 2^{12} = 2^4$

d) PTE = 2⁸ B, size of pg table = $2^8 \times 2^6 = 2^{14}$ B.

Ques: LAS = $17T B = 12^{40} B$. If $B = 10^6$ then $LAS = ?$

~~edit~~ #pages = 2¹² = 4096 pages

#frames = 2" happens at the beginning

a) $\# A \rangle = ?$

$$\text{pig_size} = \log_2 \lceil 2^{\frac{1}{2}} \rceil = \lceil 2^{0.5} \rceil = 2$$

$$PAS = \text{frame} \times \text{pg. size} \quad ; \quad \text{A4} = 210 \times 297 \quad , \quad \text{A3}$$

$$-2^{11} \times 2^{-10} = 2^{10} \times 2^{-20} \Rightarrow 2^{30}, B.$$

1

Ques: Consider following pg. table.

0	1	2	3	4
3	10	9	2	0

Pg size = 1024 B

$$a) \quad VA = 69 \text{ f} \quad PA = 3.$$

\Rightarrow 69 + is offset pg. no. 0

$$\Rightarrow (3 \times 1024) + 697 = \underline{\underline{3769}}$$

$$b) VA = 1024 \quad , PA = ?$$

\Rightarrow in 10. is offset 2 pg -ne 1

$$= (10 \times 1024) + 0 = \underline{\underline{10240}}$$

$$c) P_A = 2075$$

⇒ 2nd frame and 27

So 2nd frame has 3rd page (Pg. table)

$$= (3 * 1024) + 21$$

⇒ 3.099

(This type of que, is mostly asked in binary, so people are used to do that only).

PAGE NO.:

DATE: / /

Even though VA of two diff. processes (Not sharing anything) can be same, but PA will be surely diff. bcz same page no. will be mapped to diff. frames.

Ques: Consider a single level paging system with 12 bit VA, 24-bit PA & Pg. size = 2^8 .
Max. No. of page table entries possible.

∴ $\underline{2^4}$ (bcz, there are # pages).

Ans: VA = PA = 32 bits long

$$\text{Pg. Size} = 2^{12} \text{ B.}$$

Pg. Table is :

0	1	2	3	4	5	6	7	8	9	10	11
0x00788	0x00249	0x0023f	0x00ace	0x00bcd							

Frame No. in Hexadecimal:

a) LA = 0x00001060

⇒ Pg. No.: 20 bit offset = 5 char. in hexadecimal

$$= 00001 = 1$$

So 1st page in 0x00249th frame

Offset remains same.

PA = 0x00249060

b) LA: 0x0000514.

PA = ?

⇒ Pg. no = 00005

→ Frame No. not given

Translation: Not possible with given info.

PAGE NO.: 04
DATE: 1 / 1

Q) PA = 0x0009CE. Is VA = ? Will PTE = 1110110011111111

PA = 00000000000000000000000000000000

\Rightarrow 3 char are for offset

4 remaining show frame no. (in PA) 979#

So frame = 0x0009CE and $\frac{PA}{frame} = 1110110011111111$

\hookrightarrow It holds 3rd page.

So VA = 0x003~~0000~~9CE. MMU PTE = 1110110011111111

d) 0x000000008d7

\Rightarrow frame no = 0

we don't know which pg. 0th frame holds

\therefore TRANSLATION NOT POSSIBLE.

GATE 2001:

Ans:

VA = 32 bit, MMU = 4MB Pg. size = 4KB

get that Pg table = ?

$$\Rightarrow \# PTE = 2^{32} / 2^{12} \Rightarrow 2^{20} = \# \text{pages}$$

$$\# \text{frames} = 2^{24} / 2^{12} \Rightarrow 2^{12} \quad \text{per size}$$

PTE size = 14 bits

Page table size = #PTE * PTE size

$$= 14 \times 2^{20}$$

$$= 14 \times 2^{20} \text{ bits} \approx 0.2 \text{ MB}$$

common size of address 32 bit

PAGE NO.:

DATE: / /

Gate 2016Ques:VAS = 40 bits, Pg Size = 16 KB $\Rightarrow 2^{14}$ B.

PTE = 48 bits, Pg Table size = ?

$$\Rightarrow \# PTE = 40/2^4 \Rightarrow 2^26 \text{ Page Table Entries}$$

$$P.T.S = 48 * 2^{26} \text{ bits}$$

$$\Rightarrow 3 * 16 * 2^{26} \text{ bits}$$

$$\Rightarrow \underline{\underline{384 \text{ MB}}} = 384 \text{ MB}$$

Gate 2015 Set 2. Ques 47Ques: DSY.

As we observed previously that page table is too long for each process to be accommodated in MM. So we came up with multilevel paging.

(Page tables were large because we had too many invalid pages (empty) to maintain.)


Multi Level Paging:

\Rightarrow Why this?

\rightarrow We may not find continuous space to store page table in main memory.

\rightarrow We have seen most of the pages are empty, then why to store entries corresponding to pages which are empty.


→ A generic repr. of multi level paging.



→ If we consider inner two levels only, then this is exactly equal to single level paging where inner most level is LAs & next level contains frame no. of pages of LAs.

Now if we divide this page table also in pages of specific size then next level contains page frame no. for corresponding page of page table.

And we can go on like this until we remain with single chunk.

Ex:

$$\begin{aligned}
 803 &= (100 \times 2^3) + 3 \\
 &= [(3 * 2^5 + 4) * 2^3] + 3
 \end{aligned}$$


↑ Chunk size ↑ Chunk size

So 803rd byte is in 100th page.

Entry of 100th page is in 3rd page of pg. table

Entry of 3rd page is in one and only page
of outer page table at 3rd offset. Obviously.

Assume 32 bit LAS.



Level 0

Level 1

Level 2

Level 3

	0	1	2	3
#chunks	1	$2^{14}/2^8 = 2^6$	$2^{22}/2^8 = 2^{14}$	$2^{32}/2^{10} = 2^{22}$
Chunk Size	2^6	2^8	2^8	2^{10}
#entries	2^3	2^{14}	2^{22}	2^{32}

$LA \equiv VAS$


For us as off. know

Minute off taught later.

PAGE NO. _____

DATE: / /

And thus 32 bit VAS can be shown as:



→ This repr. size of chunk in #entries
i.e. here 2 entries/chunk
at this level.

This is called **address split** in multilevel page table.

	6 bits	8 bits	8 bits	10 bits
# chunks	1	2^6	2^{14}	2^{22}
size of each chunk	$(2^6/2^6)$	$(2^{14}/2^8)$	$(2^{22}/2^8)$	
Entries / chunk	2^6	2^8	2^8	2^{10}
# entries	2^6	2^{14}	2^{22}	2^{32}

Each entry points to one chunk of next level.


→ Each entry at this level just contains 1B.

Ex:

LA = 010100

 $(20)_{10}$ $(2)_{10}$ $(5)_{10}$ $(8)_{10}$

↔ ↔ ↔ ↔



$$P.A. = (121 * 2^{10}) + 8$$

Having value my2

PAGE NO.:

DATE: / /

⇒ Just remember this :

	innermost			
Address Split:	6 bits	8 bits	8 bits	10 bits
# chunks	1	2^6	2^{14}	2^{92}
Entries/chunk	2^6	2^8	2^8	2^{10}
				↳ 1 Entry/PTE size

→ Each entry in P.T at any level points to chunk at next level. At innermost level, each entry represents 1 B.

Cave: VAS = 32 bits, LA = 0x12345678 and we are using 5 level pg. tables. If innermost pg. table the frame no. is 0x134 then PA = ? , give pg. size = 2^8 B.

⇒

0x13478

→ offset remains same.

LA =

* main





Fig. Address Translation. (Comp.)

CJ 02

Ques: $VAS = 32 \text{ bit}, PAS = 32 \text{ bits. Pg Size} = 4 \text{ KB} = 2^{12} \text{ B.}$

Levels = 2. Equal no. of bits should be used for indexing first level and 2nd level of pg. table. PTE = 4B.

a) Address split:



b). No. of PTE per page?

⇒ 2^{10} Entries

c) Extra bits available in PTE?

⇒ Bits for frame No. = No. of bits needed to dist. frames
~~bits for~~ $2^{32}/2^{12} \Rightarrow 2^{20}$

Available = ~~32~~ $32 - 20$

⇒ 12 bits

$$\frac{(2^{32}/2^{12})}{2^{12}} \text{ b/c } \frac{2^{10} * 2^2}{4 \text{ chunk size}}$$


Not due to page size

NOTE It is not mandatory that innermost page is also needed in inner levels, it can be diff at each level. (Coincidentally, same chunk size in above que)

But it can be diff too

coincidence is so common, that not happening coincidence is a coincidence.

Ex. PTE = 2B



Pg. Size = 2^6 B.

Chunk size = $2^7 \text{ Entries} = 2^8 \text{ B}$

Chunk size = $2^6 \text{ Entries} = 2^7 \text{ B.}$

Chunk size can be distinct at diff levels

PAGE NO.:

DATE: / /


NOTE Also diff. no. of bits will be req. for frame no. bcz it is not the case that we have hard division of physical memory in frames of page size. That was just for sake of understanding. Diff. chunk sizes lead to diff. division of mm. Ex: In prev. ex. at level 1, we need 9 bits at 2^4 level of bits and at level 0, we need 5 bits given $PA = 16$ bits.

This implies that multilevel paging is a choice (Explained Later).

Ques: Given: $VA = 42$ bits, $PA = 40$ bits, Pg. size = $64KB = 2^{16}$ B.
 $\therefore PTE = 2^3$ B.

a) Memory needed for pg. table in Single level pg. table
 $\Rightarrow \# PTE = 2^{42} / 2^{16} = 2^{26}$ entries.
 $\Rightarrow PTS = 2^{26} * 2^3 B \Rightarrow 2^{29} B = 512 MB.$

b) In multi level paging, Give address split given size of pg. table at any level in size of physical pg.



$$\text{Entries / page} = 2^{16} / 2^3 \Rightarrow 2^{13} \text{ Entries.}$$

Ques: 2 level page tables, VAS = 42 bits, PAs = 40 bits

PTE = 2^3 B, Page Size = 2^{16} B, Chunk Size = 2^{16} B.

Which LA use the same first level page table entry as 0x00 123456789

⇒ Address Split:

13	13	16
----	----	----

Last ~~these~~ 13 bits must be same for this: (All other things)

$$\begin{array}{r} \text{should have } 0\ 0000 \\ \hline 0 \end{array} \quad \begin{array}{r} \text{same} \\ 0001 \\ \hline 1 \end{array} \quad \begin{array}{r} 0010 \\ \hline 2 \end{array} \quad \begin{array}{r} 0011 \\ \hline 3 \end{array}$$

$$\begin{array}{r} 0x0012\ 9 \\ \hline 3 \quad 9 \\ \text{28 bits} \end{array} \quad \text{to } 0x00123$$

$$\begin{array}{r} 0x\ 0000 \\ \hline 0 \end{array} \quad \begin{array}{r} 0000 \\ \hline 0 \end{array} \quad \begin{array}{r} 0001 \\ \hline 1 \end{array} \quad \begin{array}{r} 0010 \\ \hline 2 \end{array} \quad \text{These must be same!}$$

So. 0x 0012 ... to 0013

⇒ For 2nd Level last 26 bits must be same.

$$\begin{array}{r} 0x\ 00100 \\ \hline 0 \end{array} \quad \begin{array}{r} 0000 \\ \hline 0 \end{array} \quad \begin{array}{r} 0001 \\ \hline 1 \end{array} \quad \begin{array}{r} 0010 \\ \hline 2 \end{array} \quad \begin{array}{r} 0011 \\ \hline 3 \end{array} \quad \begin{array}{r} 0100 \\ \hline 4 \end{array} \quad \begin{array}{r} 0101 \\ \hline 5 \end{array}$$

Start with 0x0012345
A.

PAGE NO.:

DATE: / /

Ques: Give Address split wif pg size = 256 B, PTE=2 B &

- a) Level 1 page table has 16 Entries
 " 2 " " " " 128 "
 " 3 " " " " 128 "

3.	4	7	7	8
----	---	---	---	---

- b) Level 1 pg. table has 16 B. $\Rightarrow 8$ Entries
 " 2 " " " " 128 B $\Rightarrow 64$ Entries
 " 3 " " " " 128 B $\Rightarrow 64$ Entries

3	6	6	8
---	---	---	---

(Do not think it like
 VAS: ~~16~~ 64E x Pg. Size
 Concept Correct. \Rightarrow Question not well framed)

GATE CSE 2008.
* Ques:

$$PAS = 36 \text{ bits}, \quad VAS = 32 \text{ bits}, \quad \text{Pg Size} = 4KB = 2^{12} B. \\ PTE = 4B = 2^2 B.$$

Three level pg. table is used for VA \rightarrow PA translation, where VA is used at:

2	9	9	12
---	---	---	----

The no. of bits req. for addressing two next level page table?


- A. 20, 20, 20
- B. 24, 24, 24
- C. 24, 24, 20
- D. 25, 25, 24

Also matching this que, at last level
final PA = 36 bits
4 bits offset
12 bits frame no.
24 bits Address

⇒ Basically it's asking no. of bits req. for frame size.

As at each level frame size will be diff. bcz. chunk size is diff at each level. (Note ** on prev. pg)

So frame sizes are = $\boxed{2, 9, 9, 12}$



So, ~~25~~ bits req. to distinguish frames $\Rightarrow 2^{36}/2^{\text{?}} \Rightarrow 25$,
 $2^{36}/2^3 \Rightarrow 25$
 $2^{36}/2^4 \Rightarrow 24$

25, 25, 24 (D)

(Not it's not B)

Ans.

GO

CLASSES

→ Main thing to infer from this que is mm is not hard partitioned by fix frame size. frame size vary acc. to chunk size and so diff. frame req. diff. no. of bits to be distinguished.

Qn: Why we do not put byte no. as entry in pg. table and we only put frame no. as the entry.

⇒ Bcz it's convenient for H/W to replace pg. no. with frame no. w/o touching offset. Else it will need complex h/w.

→ Note again that chunk size need not be same as page size. But mostly in que. it is given as same.

PAGE NO.:

DATE: / /

Similar to
Gate L16

Ans: $VAS = 48 \text{ bits}$, 4 levels of pagetbl is used


$VAS = 52 \text{ bits}$, $PTE = 2^3 B$, Chunk size = Pg Size

If the page size is T , no. of levels can be reduced.

~~Pg size?~~ If we want 2 levels:

Let page size be $2^P B$

Address split:



2^P is size then

$\frac{2^P}{2^3}$ is No. of Entries

So $P-3$ bits

$$P + (P-3) + (P-3) = 48$$

$$3P - 6 = 48$$

$$3P = 54, P = 18$$

$$\text{So page size} = \underline{\underline{2^{18} B}}$$

* All varieties of questions are told *

* Now coming back to our motivation of multi-level paging, i.e. Savings, where are the savings?


If looks like we have T size instead of L it by adding more page tables.

But,

Ruko zara, Sabar karo.

PAGE NO.:
DATE: / /

As we know our most of the space was wasted here, bcz, these entries were not of any use. They were invalid.




So PTE is invalid.

One thing to note that this space is not even allocated mm, so any request to this space can be given as seg. fault (Code things). But we have to maintain PTE for it and write invalid instead of frame no.


Now, in single level paging we need to store whole page table (including invalid PTEs) in the main memory.

But, if we divide the page table into multiple pages then we have choice to save chunks independently, hence, we can avoid saving invalid entry pages into physical memory.



PAGE NO.:

DATE: / /



CO CLASSES

Store only those pages in mm of all page tables which refer to some valid frame no. in 3rd level pg. table. (will be clear from questions).

→ If x pages are useful in VAS then only x entries are useful and as we have now multi level paging these x entries can be present in a single chunk or can be spreaded in 5-6 chunks, then we need to store only those 5-6 chunks in memory (Not whole pg. table).

Ques: Pg. Size = 2^{12} B., PTE = 4B, Actual pages in memory useful is 2^{16} B, starting from 0. Size


a) Calculate size of all page tables in mm.

$$\Rightarrow \text{Useful pages} = 2^{16} \text{ B} / 2^2 \Rightarrow 2^4 \text{ pages}$$

so 2^4 entries are useful only.

Continuously from zero.

Address Split:


# useful chunks
in Pg table1 or 1 pg. can have 2^{10} Entriesbut we need 2^4 only

(Differing useful pages were scattered)

$$\text{So, } (2^{10} \times 4)B + (2^{10} \times 4)B$$

$$\Rightarrow \underline{\underline{8KB}} \text{ useful}$$

4 (It was 4 MB when using Single Level Page table).

Ques:PTE = 2B, Address Split is : 

a) Pg table size for a process that has a 256 K of memory starting at address 0.

$$\Rightarrow \text{Page Size} = 2^8 B$$

$$\text{useful pages} = 256 * 2^{10} / 2^8 \Rightarrow 2^{10} \text{ pages}$$

$$\text{Entries useful in 3rd level} = 2^{10} \text{ entries}$$

$$\text{Chunks req. for } 2^{10} \text{ Entries} = 2^{10} / 2^4 \Rightarrow 2^4 \text{ chunks.}$$

$$\text{Entries useful in 2nd level} = 2^4 \text{ entries}$$

1 chunk is useful for 2^4 entries in 2nd level

1 entry is req. in 1st level, still 1 chunk will be needed.

$$\text{total} = (1 * 2^{10} * 2) + (1 * 2^8 * 2) + (1 * 2^4 * 2^4 * 2)$$

$$\approx 2^{10} + 2^9 + 2^8$$


$$\Rightarrow 2^9 (1 + 8) \Rightarrow 9 * 2^9 = \underline{\underline{4608 B}}$$

PAGE NO.:

DATE: / /

- b) What is the size of a page table for a process that has a code segment of 48K starting at address 0x1000000, a data segment of 600K starting at address 0x8000000 and a stack segment of 64K starting at address 0x1000000 growing upward.

→ Here useful pages are not contiguous.



$$\begin{array}{l}
 \text{Code} \quad \text{Data} \quad \text{Stack} \\
 \hline
 \# \text{ useful pages} \quad | \quad \frac{48 \times 2^{10}}{2^4} \Rightarrow 48 \times 4 \quad | \quad \frac{600 \times 2^{10}}{2^8} \Rightarrow 600 \times 4 \quad | \quad \frac{64 \times 2^{10}}{2^8} \Rightarrow 64 \times 4 \\
 = \# \text{ entries in 3rd level} \quad | \quad \text{pages} \quad | \quad \text{pages} \quad | \quad \text{pages}
 \end{array}$$

$$\begin{array}{l}
 \# \text{ pages in 3rd level} \quad | \quad \frac{48 \times 4}{2^6} = 3 \quad | \quad \frac{600 \times 4}{2^6} = 30 \quad | \quad \frac{64 \times 4}{2^6} = 4 \\
 \Rightarrow 26 \text{ entries/page} \quad | \quad \text{ } \quad | \quad \text{ } \quad | \\
 \end{array}$$

$$\begin{array}{l}
 \# \text{ pages in 2nd level} \quad | \quad 1 \quad | \quad 1 \quad | \quad 1 \\
 \text{in } 2^{10} \text{ entries/page} \quad | \quad \text{ } \quad | \quad \text{ } \quad | \\
 = \text{pages in 1st level} \quad | \quad \text{ } \quad | \quad \text{ } \quad | \\
 \end{array}$$

) 1 for all

PAGE NO.:

DATE: / /

Total useful page's entry:

1024

$$\lceil (48 \times 4) + (3 \times 64) + (256 \times 2^{10}) \rceil$$

$$\lceil (3 + 38 + 4) \times 2^4 \rceil + \lceil 3 \times 2^6 \rceil + \lceil 256 \times 2^{10} \rceil$$

$$\Rightarrow (45 \times 64) + (3 \times 256) + (1024) \text{ Entries}$$

$$\Rightarrow 2880 + 768 + 1024 \text{ Entries}$$

$$\Rightarrow 4672 \text{ Entries}$$

$$\Rightarrow \underline{\underline{9344 \text{ Bytes}}}$$

In this que. we assumed all three segments are far enough such that their page entries do not come under same chunk at 2nd level i.e. b/w the entries in 2nd level, there is atleast 1 chunk.

It can be checked by checking address i.e. if there are 2^{10} entries b/w the entries in 2nd level. (Very Complex).

↳ But need to do.

Qn: CIATE CSF 2003 | Question: 79.

Must

Must visit an Interview

for clear understanding of this topic.

Plot writing Help

PAGE NO.:

DATE: / /

Summary:

→ We have seen 4 ways to get PA given LA:

- Base
- Base + Bound
- Segmentation
- Paging

Each had its own advantages & own disadvantages

→ Advantages of Paging:

- a) No External Fragmentation
- b) Fast to allocate (no need to scan) → No compaction

→ Disadvantages of Paging:

- a) Additional memory ref. for pg. table.
- b) Internal frag. i.e. Space within a page is wanted, can be avoided by decreasing page size, but it increases page table size, it's a tradeoff.
- c) Required space for page table may be substantial (Avoided by using multilevel paging).

* Hashed Page Table: Alternative to multilevel paging, used for reducing size of page table. Idea here is to reduce page table size w/o using multilevel paging.

PAGE NO.: / /
DATE: / /

We cannot directly store only valid pages entries bcz, we have to also know the page no. This can be done by having 2 cols page no & frame no. But, it reduces efficiency as we can not directly go to frame no, we have to do binary search. So huge time complexity $O(1) \rightarrow O(\log n)$

So, the final solution can be having which takes $O(1)$ to search. Hashing with chaining can be used.



Fig. Address Translation in Hashed Pg. Tb.

Note Most of the systems use Multi Level Paging.

Global Pg Table \rightarrow Inverted Pg. Table

PAGE NO.:	
DATE:	1 / 1

Inverted Page Table: It is another option to do paging. Here we use global page table unlike before where we had 1 page table / process.

Here Index is frame no and each entry included process no. as well as page no. that frame is holding.

Pid	Dy. No
0	1
1	1
2	2
3	2
4	1
5	2

fig: Inverted Page table.

↳ Global for all processes

Size of Invtd. Pg. table = No. of frames * Entry Size.

- It comes with its advantage i.e. less page table size (most optimal, no invalid entries) and its disadvantage i.e. searching is too expensive. Need to traverse whole page table to know respective frame number.




Fig: Address Translation

Ques: Size of inverted pg. table grows with size of VAs?

→ False, it grows only if we decrease frame size or T mm.

Ques: T/F:

a) Base-Bound is faster than single level Paging

→ True.

b) Invt. page table is fast than single level.

→ False.

c) Single level is faster than multi level.

→ False

d) Multi level is faster than inverted.

→ False Gen. but may or may not.

NOTE we can use haining for Inverted page table also.

Memory ↓ Time ↑ in paging on any memory mgt.

★ Segmentation X Paging: Similar to multilevel paging.
with
we divide process in segments
in turn segments in fixed size pages.

VA.		
Seg. #	Page #	Offset

PAGE NO.:
DATE: / /




fig: Address Translation for paging & seg.

CLASSES

Ques: Assume that a task is divided into four equal sized segments & that the system builds ~~one~~ an 8 entry page table for each segment. Page size is 2 KB. System uses comb of Pging & seg.

a) Max. size of each seg.?

$$\Rightarrow 1 \times 8 \times 2 \text{ KB} \Rightarrow \underline{\underline{16 \text{ KB}}}$$

b) max. logical address space for task?

$$\Rightarrow 4 \times 16 \text{ KB} \Rightarrow \underline{\underline{64 \text{ KB}}}$$

c) PA = 00021 ABC, LA = ?

offset = 11 bits (2¹¹ B in page size)

X
Incompl.
Give n
Ignore

PAGE NO.:
DATE: / /

Code ST 06
Ques:

Process	Total Size in KB	# segments
P ₁	195	4
P ₂	954	5
P ₃	45	3
P ₄	364	8

$$\text{Pg. Size} = 1 \text{ KB} = 2^{10} \text{ B}$$

$$\text{PTE} = 4 \text{ B} = 2^2 \text{ B} \quad (\text{Pg. Tbl entry})$$

$$\text{STF} : 8 \text{ B} = 2^3 \text{ B} \quad (\text{Seg. Tbl entry})$$

$$\text{Max. Seg. Size} = 256 \text{ KB} = 2^{18} \text{ B}$$

~~P: Storage overhead for 2 level paging.~~
 S:
 T: with paging.

Tell the relation b/w P, S, T?

Rel. P, S, T for 2 level paging

for 2 level Paging: P₁ P₂ P₃ P₄
pages for 195 954 45 364

PTS for 195*4 954*4 180 364*4

Now we assume chunk size for inner page table as
page size then # pages required are

P₁ P₂ P₃ P₄

1+1 1+1 1+1 2+1

$\Rightarrow \underline{\underline{9 \text{ KB}}}$

So $\underline{\underline{P = 9 \text{ KB}}}$

PAGE NO.:

DATE: / /

By Segmentation

	P ₁	P ₂	P ₃	P ₄
# seg.:	4	5	3	8
# Seg. + table size =	4 * 8	5 * 8	3 * 8	8 * 8

$$\text{So, } S = 32 + 40 + 24 + 64 \\ = \underline{\underline{160 \text{ B.}}}$$

By Paging with Segmentation.

(Assuming divide each process in equal segments)

Max. Seg. size is 256 KB, and page size is 1 KB
 so need 256 PTE for each segment = 1024 (256 * 4) B

	P ₁	P ₂	P ₃	P ₄
Seg. table size	32	40	24	64

Page table 4 * 1 KB 5 * 1 3 * 1 8 * 1

$$\text{Total size, } T = 4 \text{ KB} + 5 \text{ KB} + 3 \text{ KB} + 8 \text{ KB} + 160 \text{ B} \\ = 20640 \text{ B}$$

S₆

$$\frac{S < P < T}{\underline{\underline{AB}}} \quad \underline{\underline{(B)}}$$

PAGE NO.:

DATE: / /

★ Common Flags of Page Table Entry:

- Valid: Indicating whether the particular translation is valid.
- Protection: Indicating page permissions.
- Present: Indicating page is in mm or on disk (swapped out).
- Dirty: Indicating if page has been modified or not.
- Reference: Indicating that a page has been accessed.

Virtual Memory:

Till now, we assumed all pages of a process are in Main memory before they execute.

Virtual memory is a technique that allows the execution of processes that are not completely in main memory. One major advantage of this scheme is that program can be larger than physical memory.

Virtual memory abstracts memory into an extremely large continuous storage.

★ Demand Paging: It says that even if we can load only one page in the main memory then also job can be executed.

Since, we are not putting all pages in mm, hence some of the pages will also reside in Disk.

Ex:

0	A
1	B
2	C
3	D
4	E
5	F
6	G

Can be more
than mmVirtual
Memory

0	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	

Main
MemorySecondary
Memory

Frame No.	bit	Valid
0	0	0
1	0	0
2	0	0
3	5	1
4	2	1
5	8	0
6	0	0
7	0	0
8	1	1

Pg.
table

PAGE NO.: _____
DATE: / /




Fig: Seq. of execution when page is not in mm.

* Logical memory: We say to compiler that given memory is contiguous to you. we don't talk about size.

* Virtual Memory: It says that logical memory can be bigger than physical memory.

↳ Implemented by
 ↳ Demand paging
 ↳ Demand segmentation

Virtual memory helps us to achieve higher degree of multiprogramming and obviously allows execution of process that may not be completely in mm.

Virtual memory ↑ CPU utilization and ↑ throughput but no increase in response time or turnaround time.

It makes the programming much easier because programmer no longer needs to worry about amount of physical memory available.

PAGE NO. :
DATE : / /

- If page is not present in memory then CPU generates an interrupt called **page fault interrupt**.
- In pure demand paging we start with zero pages in mm. all pages in disk initially.

Ques 6SE95

Ques: Add. seq. gen. by tracing a particular program exec. in pure demand paging with 100 records/page with 1 free mm frame is as follows:

0100, 0200, 0430, 0499, 0510, 0530, 0560, 0120, 0220, 0240, 0320

page faults?

GO

⇒ Page No. will be record #/100 bcz 100 record / page. Page faults are underlined i.e. 7. When we bring 0100, then 1st page in mm is Record 00-199 in mm.

Ques 5TO7

Ques: 100 bytes / page. Add. seq. is : (with pure demand Paging)

0100, 0100, 0430, 0499, 0510, 0530, 0560, 0120, 0220, 0240, 0260, 0320, 0410.

Suppose that memory can store only 1 page & if address 'n' causes pg. fault. then bytes from 2ⁿ to 2^{n+99} are located in mm. # page faults?

→ DIY (Ans: 7)

(Diff from above qu)

PAGE NO.:

DATE: / /

★ Performance of demand paging:

Effective access time EMAT for demand paged memory can be computed as:

$$\text{EMAT} = (1-p)(m) + (p)(pf)$$

where p is prob. of page fault,
 m is memory access time,
 pf is page fault service time.

(Includes everything from SMT to MM
 i.e. then memory access.

Ex:

$$m = 200 \text{ ns} = 200 \times 10^{-9} \text{ Sec.}$$

$$pf = 8 \text{ ms} = 8 \times 10^{-3} \text{ Sec.}$$

$$\text{EMAT} = 200 + pf(1, g, 99, 800) \text{ ns}$$

If $P = \frac{1}{1000}$, i.e. 1 in 1000 page causes pg. fault

$$\text{EMAT} = 8.2 \mu\text{s}$$

This is slowdown of 40 even when prob. is so less. Our goal for next couple of pages is to reduce this prob. of page fault.

After page fault, we load page in MM, but if MM doesn't have space, we may need to replace one of the page.

PAGE NO.:

DATE: / /

So, to choose the page to be replaced, we need an algorithm and the performance of algorithm will be best if results in minimum page faults. Such algorithms are called Page Replacement Algorithms, which we will see now.

Note that we need to write the victim page (page we chose to replace) to write back in Disk before we replace it if and only if it's been modified i.e. dirty flag is True.

So, If we incur a page fault:

- If there is an unused frame, get it.
- If no unused frame available, then:

- find a used page frame (using algorithm)
- If modified write it to disk.
- Invalidate its current PTE and TLB entry
- get page in this frame now
- update PTE of this page

Page
Replacement

b.c. don't know
what we need in
future

A). Optimal Algorithm: Obviously, not possible to implement, only for comparison purpose, Replace that page which we'll not use in future.

Ex: 4 page frames.

Ref. String: 1 2 3 4 1 2 5 1 2 3 4 5

A	5
2	
3	
4	

6 page faults


↳ minimum Possible.

B) first in first out (FIFO): Throw out the oldest page loaded.
(Not oldest used)

Ex: 4 page frames

Ref. string: 1 2 3 4 1 2 5 1 2 3 4 5

X	3
X	2
X	1 5
X	4



Causes
for Rough use

10 page faults.

CLASSES

Qn: What if we had 3 page frames or any more lesser than # page fault?

→ might increase. Or may decrease also. (Counterintuitive)

It will increase mostly but may decrease when lesser frames are no more subset of more frames &

e.g. strings now contain pages that of less frames

This is known as Belady's Anomaly.

↳ Page fault ↓ with ↓ frames.


Ex: 3 page frames

Ref. string: 1 2 3 1 2 5 1 2 3 4 5

X	2 4
X	1 3
X	4 5



9 page faults.




Belady's anomaly occurs when fewer frames are no more subset of more frames and useful page gets removed

- c). Least Recently Used (LRU): Replace the page used least recently. (Not loaded like FIFO)

Ex: 4 page frames.

Ref. string: $\underline{1} \quad \underline{2} \quad \underline{3} \quad \underline{4} \quad \underline{1} \quad \underline{2} \quad \underline{5} \quad 1 \quad 2 \quad \underline{3} \quad 4 \quad 5$



GO

→ stack update with each use)

XFBAXXZFKZ345

CLASSES

- Linked list can be implemented this.
 - There are many more variations of these algorithms like MRU, LIFO, etc. which can be practised directly by question.

- D). Least frequently used (LFU): It keeps counter of no. of ref. made for each page and replaces page with smallest count.


→ practice GATE PYQs from this topic ←

PAGE NO.:

DATE: / /

Translation Lookaside Buffer (TLB): TLB is a cache memory (way faster than MM) which contains some of the page table entries (Not whole Page table in page).

It says, "Address Translation ke lie ja raho? Hame bhi dekhlo phle. (Sideye se)".



⇒ Why TLB works? Due to Locality.


⇒ Locality: Programs tend to use data or instruction with addresses near or equal to those they have used recently.

It is of two types:

a) Temporal Locality: Recently accessed ~~pages~~ items are likely to be ref. again in near future.
As same PTE will be used again.

b) Spatial Locality: Items with nearby addresses tend to be ref. again. They are in same page so same PTE will be used again.

→ All cache take advantage of this.

Ques:

Sum = 0;

```
for(i=0; i<n; i++)
    sum += arr[i];
```

④ Which of these memory location has temporal and spatial locality in above code?

a) i

Temporal

b) sum

Temporal

c) array elements arr[0], arr[1], ...

Spatial.

↳ Nearby Address.

Ans:

If array arr has 1024 items, each item is 4B, Page size is 4KB, code is:

int sum=0;

for(i=0; i<1024; i++)

sum += arr[i];

Then no. of TLB miss?

→ Each page can have 1024 items of array $\Rightarrow \frac{4 \times 1024 \text{ B}}{4 \text{ B}}$

TLB miss
requests =

If all entries
in 1 page to
ppte in TLB

If all entries
in 2 pages,
1 pte not in TLB,

If all
entries
in 2
pages

TLB is just like any other cache. (Fully set, direct associative)
 PAGE NO.:
 DATE:
 Typically not more than 128 or 256 entries even on Gating PC
 → faster than cache.

Ques: Consider a m/c with 4 bit AS and pg size = $8\text{KB} = 2^{13}\text{B}$


TLB has 512 entries, mm = $4\text{GB} = 2^{32}\text{B}$. What fraction of

PM can be accessed w/o suffering a TLB miss?

$$\Rightarrow 512 * 2^{13}\text{B.} \Rightarrow 2^{22}\text{B} \Rightarrow \underline{\underline{4\text{MB}}}$$

$$\frac{1}{1024} \quad \frac{1}{100\%} \\ \text{→ A.}$$

"Knuth says that 90% of program's time get spend in 10% of program."



GATE 2014

Ques: Consider a paging h/w with TLB. Assume no page fault.

It takes 10 ms to search TLB and 8ms to access PM.

If, TLB hit prob. is 0.6, fMAT is:

⇒ Approach 1:

$$P(TLB\text{ Time} + MAT) + (1-P)(TLB\text{ Time} + mAT + MAT)$$

where P is hit ratio.

Approach 2:

$$mAT + TLB\text{ Time} + (1-p)(mAT)$$

for data we always look here if not in TLB, see pg. table

Approach 3:

$$\frac{VA \rightarrow PA}{P(TLB) + (1-p)(TLB + MA)} + \underbrace{\text{Data Access}}_{mAT}$$

Use avg, answer is:

$$80 + 10 + 0.4 \times 80$$

$$\Rightarrow \underline{\underline{122 \text{ ms}}}$$

Similar que. can be made for Page faults.

GATE 98

Ques: If an instruction takes ' i ' ms and a page fault takes additional ' j ' milliseconds, the effective instruction time w.r.t. an avg. a page fault occurs every k instruction is:

$$\Rightarrow i + \frac{j}{k}$$

NOTE Servicing a Pg. fault includes everything (Hard Disk \rightarrow MM + Data Access)

PAGE NO.:

DATE: / /

GATE CS 00

Qn: Suppose time to service a page fault is on the avg. 10ms while a mat take 1ms. Then a 99.99% hit ration results in avg. MAT?

$$\Rightarrow \cancel{0.001} (10 \times 10^{-3} \text{ s}) + \cancel{0.9999} (10^{-6} \text{ s})$$

$$\Rightarrow \cancel{0.001} 1 \mu\text{s} + \cancel{0.9999} \mu\text{s}$$

$$\Rightarrow 1.9999 \mu\text{s}$$

A₁

* Dynamic Allocation Strategies: Also called Heap Allocation

Strategy because with malloc free requests, holes starts to be created in heap memory (fragmentation). So we can't satisfy request even after having free space.

There is not such issue in stack bcz it will grow on shrink in a fixed manner.

If there was no option of free in heap then this issue would not be present in heap also.

There are three algorithms by which we allocate these requests in heap:

a) Best fit:

- Search whole free space list
- Choose smallest hole satisfying request
- Can stop search if exact size hole found.

b)

First fit:

- Choose first ^{hole/} block that can satisfy request

c)

Worst fit:

- Search whole list to choose largest block.

→ These strategies can also be used in Segmentation or any variable sized partitioning.

PAGE NO.: / /
DATE: / /

- Next fit is also strategy similar to first fit, but instead of starting from start, they start from last pointer/hole.
- **first fit** & **Best fit** are found to operate better than worst fit in terms of speed & storage utilization.

Gate 15

Ques: Consider a memory partition of 200, 400, 600, 800, 300 & 250 KB. These partitions need to be allotted to four processes of sizes 357, 210, 468, 4491 KB in that order. If the best fit is used which partitions are not allotted to any process?

Process	Partition
357	400 KB
210	250 KB
468	500 KB
491	600 KB

So, 200 & 300 KB partitions are not used.

Gate CS 2020/5marks.

Ques: TLB pg fault qm. ~~Ans.~~

Consider a paging system that uses 1 level page table residing in mm u TLB for address trans. $MA = 100\text{ m}$.

TLB hit = 20ms, Page Transfer to/from disk = 5000 ms

TLB hit ratio = 95%, Page fault rate = 10%,

20% pages are dirty. TLB update time is negligible. EMAT?

$$\begin{aligned}
 \text{Page fault service time} &= \cancel{5000 + (2)(5000) + 100} \\
 &= \cancel{6000 \text{ ms} + 100 \Rightarrow 6100 \text{ ms}} \\
 \text{Data Access Time} &= \cancel{100 \text{ ms} (0.9) + (0.1)(6100)} \\
 &\quad \cancel{\xrightarrow{\substack{\text{Read Almiss} \\ \text{dirty}}} \text{write miss} \xrightarrow{\substack{\text{dirty} \\ \text{miss}}} \text{Data access}}
 \end{aligned}$$

Catch here is if in TLB then no pg. fault

$$EMAT = TLB\ Hit\ Ratio \cdot Time_{hit} + TLB\ miss\ Ratio \cdot Time_{miss}$$

$$\text{Time Hit} = \text{TLB Time} + \text{MAT}$$

$$20 + 100 = 120 \text{ mH}$$

Here, he assumed if TLB hit, then no page fault. bcz
if page fault, then TLB would not have an entry)

Time miss = ~~TLB~~ TLB Time + pf (Time) + noffl Time with Service

$$= 10 + [0.90(100 + 100) + 0.10(100 + 100 + 0.90(5000))]$$


No Pg.table Data Pt Pg Daty pg. Read
Pt Pg Pg Daty pg. Read

$$+ 0.20(5000 + 5000)$$

Dirty Red unk.
Page

$$EMAT = \frac{0.95(170)}{519} + \frac{0.05(820)}{41} = \frac{155}{83} \text{ mV}$$

Flow:



PAGE NO.:

DATE: / /

Deadlock in file System written in Another NB.

→ Thrashing in an OS is when a computer spends too much time swapping data b/w its physical memory & virtual memory.

Causes of thrashing are:

- Insufficient physical memory for the workload.
- Overallocation of memory to multiple processes.
- Inefficient memory allocation strategies.

Practise

→ Thrashing occurs when size of all locality (set of pages used together) across ~~of~~ all the running program exceeds the memory size.

- ↑ degree of multiprogramming will ↑ thrashing
- Priority page replacement can limit thrashing

→ In dynamic loading in OS, libraries are loaded only when the functions in them are actually called during runtime. So it is useful in system with less main memory.

→ • Best fit reduces internal frag, but can't avoid it completely.

• Best & First fit strategies suffer from external fragmentation.

• Neither best fit nor first fit is clearly better than each other in terms of storage utilization, but first fit is usually faster.

Lecture-34,35

★ Deadlock: It is a problem in which, A set of blocked processes each holding a resource and waiting to acquire a resource held by another process in that set.

Ex: A system has 2 disk drives, P1 & P2 each hold one disk drive and each needs another one.

Fundamental cause of deadlock is "lack of Resources" which can't be solved.

We have already seen deadlock situations in semaphores

Ex: P1:

wait(A);

wait(B);

P2:

wait(B);

wait(A);

→ One sarcastic example where you are in deadlock is,

"You can't get job w/o experience ; you can't get experience w/o job."

★ Conditions for Deadlock: 2 RTD to Resource and 2 to processes

a) Mutual Exclusion: It says resources are not sharable.

b) Hold & Wait: It says process holds resource & wait for resource.

c) No preemption: It says resource can't be preempted.
→ Not process

d) Circular wait: processes waiting for resources in circle.
P₀ waiting for P₁, P₁ for P₂ ... P_n for P₀.

PAGE NO.:

DATE: / /

→ These four conditions are like four legs of a table. If any leg is broken, deadlock is not possible.

* These conditions are necessary conditions but not sufficient.

i.e. Deadlock → All 4 conditions satisfied.

All 4 conditions Satisfied → May or may not be deadlock.

Any 1 condition not satisfied → Deadlock Impossible.

→ Deadlock can not occur among processes that need at most one resource each, because "Hold & Wait" is not possible in those processes.

* Resource Allocation Graph:

Process → O

Resource with 4 instances → ::::


P_i request instance R_j → $P_i \rightarrow :: R_j$

P_i holding instance R_j → $P_i \leftarrow :: R_j$

We have a formal method to detect deadlocks, but till then we Intuition

Ques: Does the following system shown by RACI have deadlock?

g)




Cycle 2e

Deadlock

→ They are clearly in deadlock.

b)




Cycle 2e

No Deadlock

→ Not in deadlock, P_1, P_2, P_3, P_4 is possible exec. sequence

c)



Cycle 2e

Deadlock

→ Clearly no one can move, So in Deadlock.

- If graph has no cycle \rightarrow No Deadlock
 \hookrightarrow bcz. no circular wait
 - Graph has cycle & Resources are Single Instance \rightarrow Deadlock
 - Graph has cycle & Resources are multi instance \rightarrow Deadlock possible
- \rightarrow So, if we have multi instance per resource type, then we need deadlock detection method, we can't judge by cycles.

Gate Class
Ques:

Consider a system with 3 processes that share 4 instances of the same resource type. Each process can request a maximum of k instances. Largest value of ' k ' that will always avoid deadlock is:

\rightarrow Assume we give $max-1$ to each process & then have 1 extra to avoid deadlock:

$$3(k-1) + 1 \leq 4$$

$$\underline{k \leq 2} \quad \text{So } \underline{k=1, k=2}.$$

NOTE

To solve this kind of questions, allocate $max-1$ to each process and then give 1 to break deadlock. If we have ' n ' processes and max_i is maximum resources required by i^{th} process then to avoid deadlock:

$$\text{resources} \geq \left[\sum_{i=1}^n (max_i - 1) \right] + 1$$

\rightarrow Pigeonhole Principle

\hookrightarrow ★★★

To be hot
in Deadlock

Maximum Resource
Minimum Resource

→ GATE for. que.

Made By - Karan Agrawal (GATE CS 2024 AIR 102)

PAGE NO.:

DATE: / /

CJ 92

Ques: A computer sys. has 6 tapes with n processes competing for them. Each process may need 3 tapes. Max. value of n to guarantee no deadlock is:

→

$$2n+1 \leq 6$$

$$n \leq \frac{5}{2}$$

$$\frac{n=2}{\text{Sum}}$$

Gate CS 93

Ques: Consider a system having ' m ' resources of same type. These resources are shared by 3 processes A, B, C which have peak demands 3, 4, and 6 respectively. for what value of m deadlock will not occur.

⇒

$$(3-1)+(4-1)+(6-1)+1 \Rightarrow \underline{\underline{m \geq 11}}$$

i.e. till $m=10$, possibility of deadlock is there.

Gate 605

Ques: Suppose n processes share m identical resource unit. Max. req. of i^{th} process is s_i , where $s_i > 0$. which one of the following is sufficient for ensuring no deadlock.

$$\Rightarrow \sum_{i=1}^n s_i < (m+n)$$

From prev. pg. formulae

$$\sum_{i=1}^n (s_i - 1) + 1 \leq m \Rightarrow \sum_{i=1}^n s_i - n + 1 \leq m \Rightarrow \sum_{i=1}^n s_i \leq m + n - 1$$

PAGE NO.:

DATE: / /

Gate CS 06

Ques: Consider Snapshot of system running in processes. Process 'i' is holding ' x_i ' instances of resource R. Currently all instances of R are occupied. Further for all i, 'i' has placed a request for ' y_i ' instances while holding the x_i instances it already has. There are exactly two processes P & Q, such that $y_P = y_Q = 0$. Which one is nec. condition to guarantee system is not approaching a deadlock?

$$\rightarrow \sum_k (x_{ip} + x_{iq} \geq \min_{k \neq p,q} y_k)$$

However, still deadlock in future is possible.

* There are mainly four strategies to deal with deadlock:

a). Just ignore the problem altogether.

- Restart the system manually if system seems to be in deadlock.
- Used by most OS, including UX.
- Also called Ostrich Algorithm.

I am white
Driving car
It puts head in sand & pretend there is no problem at all.

b). Deadlock Prevention: We can prevent deadlock by negating one of the 4 necessary conditions for deadlock.

ii) Attacking Mutual Exclusion: Not possible, because nature of Resource may not be sharable like Speaker.

So, Not all Devices can be shared/ Spooled.

iii) Attacking the hold & wait Condition: There are two ways to do so:

a) Hold but never wait: Can be achieved by getting all resources first and then never ask, but we don't know req. in advance.

And it will reduce efficiency as we may not need all resource at same time.

b) Wait but never hold: When you want to wait, release all the resources you are holding. This is also not feasible. Possible, but low resrc utilization.

iv). Attacking No Preemption Condition: This is not a viable option, bcz maybe halfway its job like printer printing.

NOTE that Resource related conditions can't be attacked at all. So just say sorry for them directly.

v) Attacking Circular Hold and Hold Condition: This can be attacked by using a trick/ algorithm we will discuss now.

Impose a total ordering of all resource types to require each process to request resource in ↑ order.

PAGE NO.:

DATE: / /

In simple words, give no. to each resource and process having i^{th} numbered resource can't request less than i^{th} resource, it can only request greater than i^{th} resource. This protocol will never lead to circular wait and hence we have prevented deadlock.

Practical & easy to apply.

(c) Deadlock Avoidance: It is third technique to deal with deadlock. It is bit relaxed than deadlock prevention. It does not attack any condition.

It avoids deadlock in such a way that before granting any resource, it makes sure system is still in safe state (i.e. can not go in Deadlock). Here we can have all 4 conditions and still no possibility of Deadlock.

We will do this by Banker's Algorithm.

Reason?

There could be a cycle with multiple instances.

→ It requires that each process declare the max. no.

of resource of each type that it may need.

↳ This a priori info. must be available.

→ It dynamically examines the resource allocation state to ensure that there can never be circular wait condition.

⇒ Checking wif system in Safe State Or Not.

- Safe sequence is a sequence of process in which if we fulfil the request then we will never face deadlock.
- State is safe if ∃ atleast one Safe Sequence.

Ex: Total tape = 12

→ max. no. of resources a process may or may not need in future simultaneously

	Current usage			could ask for	
P ₀	5	2	2	5	2
P ₁	2	2	2	2	2
P ₂	2	2	2	2	2

Available: $12 - 5 - 2 - 2 = 3$

Safe Seq.:

P₁ P₀ P₂

GO CLASSES

$$\text{Available: } 12 - 5 - 2 - 2 = 3$$

→ If we follow this seq, then def. there will be No deadlock.

→ In other requests we again have to run this algo to know if wif we grant req, then we are safe or not.

* Algorithm to know if we are in Safe state or not:

n: no. of processes.

work = available resource qty

finish[1...n] = false.

allocated[1...n] = current usage.

need[1...n] = maxi could ask for.

PAGE NO.:

DATE: / /

|| find a process that can complete its work now

while (find i so that $\text{finish}[i] = \text{false}$ & $\text{need}[i] \leq \text{work}$)

{

$\text{work} = \text{work} + \text{allocated}[i];$

$\text{finish}[i] = \text{True};$

}

if ($\text{finish}[i] = \text{True}$ for all i)

return "Safe";

return "Not safe";

→ Instead of allocated & need, they can give max and allocated. Any two out of 3 can be given and are related by:

$$\text{need}[i] = \text{max}[i] - \text{allocated}[i]$$

→ If we want to write algo. for multiple resources, we can easily do so by using matrix instead of vectors and vector for work instead of var.

★ Banker's Algorithm: Given state is safe, and then we have request from some process, then we can:

→ Check request is Granted (Update table)

→ Check if new state is safe,

 → if safe, Grant
 → else, Deny the request.

→ It was given by Dijkstra in 1965 on analogy with Banks & loans.

PAGE NO.:

DATE: / /

Gate CS 96

Cause: Consider following state of system:

	$\xleftarrow{\text{Max. Need}}$			$\xleftarrow{\text{Alloc.}}$			$\xleftarrow{\text{Could ask for}}$		
	$R_0 + R_1, R_2$			$R_0 + R_1, R_2$			$R_0 + R_1, R_2$		
P_0	4	1	3	1	0	2	3	1	0
P_1	1	5	1	0	3	1	1	2	0
P_2	1	2	3	1	0	2	0	1	1

Available: $R_0: 2, R_1: 2, R_2: 0$

$$\begin{array}{r} 2 \ 2 \ 0 \\ P_1 \ 0 \ 3 \ 1 \\ \hline 2 \ 5 \ 1 \end{array}$$

a) Is this in safe state?

\Rightarrow Safe seq: P_1, P_2, P_0

$$\begin{array}{r} 2 \ 2 \ 0 \\ P_2 \ 1 \ 0 \ 2 \\ \hline 3 \ 5 \ 3 \end{array}$$

\Rightarrow Yes, as safe sequence exist.

b) What will system do on a request by process P_0 for 1 unit of R_1 ?

\Rightarrow Updated Table

	$\xleftarrow{\text{Alloc.}}$			$\xleftarrow{\text{need}}$		
	R_0, R_1, R_2			R_0, R_1, R_2		
P_0	1	1	2	3	0	0
P_1	3	1	1	2	1	0
P_2	1	0	2	0	1	2

Available: $R_0: 2, R_1: 1, R_2: 0$

No safe seq. exist as wj every one needs for their max resource, can't fulfill anyone & will go in deadlock.

So, goes in unsafe state.

Request Denied.

PAGE NO.:

DATE: / /

NOTE If safe seq. is $[P_0, P_1, P_2, \dots, P_n]$, then any request by P_0 will be granted w/o even checking obviously, because that is what we want. Request from anyone else will be checked.

NOTE If available < request then anyway request will be denied w/o even checking.

MSC Question Let $\langle P_1, P_2, \dots, P_n \rangle$ be the only safe state of a system. Then which of the following are/will always be TRUE?

- If P_2 is the first process to request some resrc, then P_2 always have to wait.
⇒ No, we will Run & check the algorithm.
- P_1 's req. will always be satisfied w/o even checking.
⇒ Yes. ($\because \text{req} < \text{available}$)
- we can never satisfy any request coming from P_n w/o satisfying request from P_1 .
⇒ No, nothing like that.
- Processes' requests will always be satisfied in same Order as safe state seq. So we can't satisfy any out of order process request.
⇒ False.

PAGE NO.:


DATE: / /

System in safe state \rightarrow Deadlock Not Possible.

System in unsafe state \rightarrow Deadlock Possible.

In Deadlock avoidance we make sure system never goes in unsafe state.

No deadlock in unsafe state bcz process may never ask for its maximum needs and that too if asks then maybe not all processes simultaneously.



Gate CIOB

Ques: Which of the following is NOT true?

- a) In deadlock prevention, the request for resources is always granted if resulting state is safe.
 \Rightarrow False.
- b) Above stmt for deadlock avoidance \Rightarrow True
- c) Deadlock avoidance is less restrictive than prevention
 \Rightarrow True.
- d) Deadlock avoidance require knowledge of res req. a priori.
 \Rightarrow True.

PAGE NO.:

DATE: / /

→ Deadlock Prevention reduces efficiency, Avoidance is more efficient than prevention, but still it's inefficient, bcz maybe system can go to unsafe state to come back to safe state. So, rejecting all unsafe states reduces efficiency.

It's a Tradeoff.

D) Deadlock Detection & Recovery: It is 4th and final

method to deal with deadlock. It is more flexible than avoidance.

Here we allow every request and keep checking for deadlock periodically. If it is deadlock, then will somehow recover from it.

- By killing process (Crudest)
- Restarting
- Preempting resource
- Rollback

For detection, we check the current state of system. We have matrix of allocated resources and requested resources (in avoidance we had needed resources).

Ex: Detect if system in Deadlock or Not?

	Allocation			Request			Available		
	A	B	C	A	B	C	A	B	C
P ₀	0	1	0	0	0	0	3	0	0
P ₁	2	0	0	2	0	2	1	1	1
P ₂	3	0	3	0	0	0	0	0	0
P ₃	2	1	1	1	0	0	0	0	0
P ₄	0	0	2	0	0	2	0	0	0

⇒ As progress can be made in order [P₀, P₂, P₃, P₁, P₄] so, not in Deadlock as of now.

↳ Many other orders

PAGE NO.:

DATE: / /

file Systems.

- Hardware related part of file systems is already covered in DBMS (platters, tracks, etc.). → only Magnetic Disk for GATE.
- In this portion, we'll see the implementation part

• file: Data in some format. Directory/Folder is also considered as file with some special flag. to distinguish.

• file systems: Managing files on the hardware. It provides us the way to store file with its metadata. It helps in retrieval of file.

→ There are many file operations like Create, Rename, Open, Read, write, etc.

→ Sector or block is the minimum unit of h/w. i.e. data is read or stored block wise. This is a unit of atomicity of file.

→ Metadata of file/directory is all the info. of data. Like name, size, actual disk blocks address, protection, dates & times, etc.

→ Meta data of file is stored in datastructure known as inode.

→ Now, we'll see some filesystems & then how modern OS implement these filesystem.

- Each file or directory has exactly one inode & each inode is given an inode number.

file | Directory = inode + actual data blocks.


↳ Metadata

- Inode is basically a D.S. that describes the metadata of files.

- Inode of a file contains data block address & inode of a directory contains inode table which contains inode no. of all files within it.

- Basic jobs of FS includes converting the name of file to the actual data block address of Disk.

- Disk is generally divided into various parts. The most common division of disk is:



- Directories can be implemented as:

- Single directory for entire system.
- Single directory for each user.
- Hierarchical namespaces (forms a tree or graph, ej. links allowed)

↳ used in our PCs.

* File implementation: Deals with allocation of disk space to files.

- a) Contiguous
- b) Extent Based (Variation to contiguous)
- c) Linked.
- d) FAT (variation to linked)
- e) Indexed.
- f) Multilevel (Variation to Indexed)

a) Contiguous Allocation: It allocates space all at once. Node contains first Disk block address & size of file.

- Pros:
- Easy to implement
 - Fast sequential & random access
 - No storage overhead in inode

- Cons:
- Can't grow file always
 - External fragmentation.



b) Extent Based Allocation: In this, we have multiple contiguous regions per file like segmentation.

Each region is called extent. Node contains array for base & length of each extent (like seg. table in MM).

- Pros:
- Easy to implement
 - Low storage overhead.
 - Files can grow over time
 - Random address can be easily generated
 - Fast seq. access to

- Cons:
- External fragmentation is not fully solved.

Random address = like array, tell the ~~addr~~ ~~8th~~
8th line.

5. Linked Allocation: Here each block of a file has a link to next block. All blocks form a link list. Node has address/link of first node only.

Pros:

- No External frag.
- Files can be grown easily.
- Easy to implement.

Cons:

- Large storage overhead
- Slow sequential access
- Hard to compute random address.

d) FAT Table: file allocation table. One for one hard disk. It contains address of next file pointer at current pointer. A EOF at last pointer. Node has 1 pointer address.

Ex:

Hard Disk

	0	1	2	3	4	5	6	7	8	9	10	11	EOF
I	A			B									
II		A			A								
III			B										

FAT

Inode 7 has 2 blocks.
Inode 8 has 3 blocks.

It also does pointer chasing, but it need not to bring all blocks in memory to go to next block, can check from FAT only.

This table has one entry for each block. linked list of entries. Used in MSDOS & Windows as fat16 & fat32. Now NTFS.

Disk has a section that contains FAT only. It needs to be cached for good efficiency. Using info in FAT, we can get random address.

PAGE NO.:

DATE: / /

Pros: • fast random access

Cons: • storage overhead of FAT Table. • Slow seq. access.

Ques: If entry size = 16 bits & block size is 512B, what's the max. size of FS?

⇒ 16 bits means 2^{16} blocks can be there atmost.

So. $2^{16} \times 512B$. i.e. FS size = 32MB.

GATE'14
Ques:

Entry size = 4B, FS = FAT based, Disk size = 100×10^6 . Block size = 10^3 B. Max. file size is ?

⇒ Max. file size = Disk size - FAT table.

$$= 100 \times 10^6 - (4B \times (100 \times 10^6) / 10^3)$$


$$= 100 \times 10^6 - (4 \times 10^6)$$

$$\Rightarrow \underline{\underline{99.6 \times 10^6 B.}}$$

e) Indexed Allocation: linked allocation solved issue of external fragmentation & size dec.

problem of contiguous allocation. But it do not support random access efficiently. Indexed allocation solves this problem by bringing all pointers in one block called the Index Block.

Inode directly contains pointer to datablocks.




Pros: • Both random & sequential access is easy.

Cons: • Inode becomes larger.

H Multilevel Index: It also contains pointers to data, but it can have a pointer to block which further contain data pointers (called double indirect or single indirect).

This solves file size's ~~size~~ problem with inode size.



PAGE NO.:

DATE: / /

Practice of file Systems:

Ques: Consider a file system with 2048 B. blocks & 32 bit disk & file block pointers. File has 12 direct pointers, a singly indirect pointer, a doubly indirect pointer & a triply indirect pointer.

a) How large of a disk can this file system support?

$$\Rightarrow 2^{32} * \frac{2048 \text{ B}}{\text{Block size}} \Rightarrow 2^3 * 2^{32} \Rightarrow 8 \text{ TB}$$

Max. Blocks

b) What's the maximum file size?

$$\text{Pointers per block} = \frac{2048}{32} \Rightarrow 512 \text{ pointers}$$

$$F = (12 * 2048) + (512 * 2048) + (512 * 512 * 2048) + (512 * 512 * 512 * n)$$

↓ ↓ ↓ ↓
 Direct Singly Indirect Doubly Indirect Triply Indirect.

$$= \underline{\underline{24KB + 13MB + 256GB}}$$

P

Ques: Consider a FS with 512 B blocks. File of a file holds N Direct data blocks & a pointer to single indirect block.
Single Indirect block can have M data blocks. What is max. file size?

$$\Rightarrow N * 512 + M * 512 = \underline{\underline{(M+N) * 512B}}$$

Ques: We have seen diff filesystems that support fairly large files. Now let's see how large a file various types of filesystems can support.

Assume, for all of the questions in this part, block size is 4KB.

a) Consider a really simple fs, "directfs", where each inode only has 10 direct pointers.

$$\Rightarrow 10 \times 4\text{KB} = \underline{40\text{KB}}$$

b) Consider another fs, "extentfs". Extents have a pointer to a length (in blocks). Assume length field is 8bit. Assuming that an inode has exactly one extent, tell max. file size.

$$\Rightarrow 1 \text{ extent can have max value of length } = 1111111 = 255 \text{ blocks}$$

$$FS = 255 \times 4\text{KB} = \underline{1020\text{KB}}$$

c) Consider a fs, that uses direct pointers, single indirect or double indirect pointers. We call this fs, "indirectfs". Each type of pointers are exactly 1. Pointer size is 4B. What is max. file size?

$$\Rightarrow \text{Pointers per block: } \frac{512}{4} = 128. \frac{4 \times 2^{10}}{4} = 2^{10} \text{ Pointers}$$

$$FS = (1 \times 512) + (128 \times 512) + (128 \times 128 \times 512) B$$

$$= 2^9 + 2^{16} + 2^{23} B$$

$$FS = \cancel{1 \times 512} +$$

$$FS = (1 \times 4\text{KB}) + (2^{10} \times 4\text{KB}) + (2^{10} \times 2^{10} \times 4\text{KB})$$

PAGE NO.:

DATE: / /

Gate CS02

Ques: In the index allocation scheme of blocks to a file, the max. possible size of file depends on:

⇒ Size of block, No. of blocks used, size of block pointer.

Gate CS08

Note: Unix file system uses multi level indexing.

Gate CS17

Note: External frag. is NOT present in linked & indexed allocation scheme.

Ques:
Ans:

Berkeley / Alpine

Ques: Suppose a file system can have three disk allocation strategies: continuous, linked & index. We have just read the info. for a file from its parent directory for continuous & linked allocation this gives address of 1 block & for indexed allocation, this gives ^{address} index of index block. Now, we want to read 10th data block into the memory. How many disk blocks do we have to read for each strategy? (in worst case)

- ⇒ a) Continuous → 1.
 b) Linked → 10.
 c) Indexed → 2.

I/O means 1 opⁿ for read & 1 for write

PAGE NO.:

DATE: / /

Ques: Consider a file currently consisting of 100 blocks. Assume inode is already in memory. Calculate how many disk I/O operation are req. for contiguous, linked & single level indexed allocation strategies, if, for one block, the following conditions hold. Assume data to add in block is stored in memory.

a) block is added in beginning.

	middle	end
⇒ Continuous:	$\frac{200}{2} = (100 \times 2 + 1)$ 51 ↓ 52	$\frac{1}{2} \times 50 + 1$ 51 ↓ 52
Linked =	1	1
Indexed:	1	1

b). block is removed from beginning

	middle	end
⇒ Continuous	$198 = (2 \times 99)$ 98 ↓ 52	$98 = (2 \times 49)$ 0 ↓ 100 (50 + 1)
linked	1	52
indexed	0	0

NOTE Using Virtual file system, one OS can support multiple file systems.

★ How to keep track of free space, such that we can find free space quickly & low storage overhead. (in DBMS too)

g) Bit Vector: Vector (No. of blocks)

Vector[i] = 0 if free, 1 if occupied.

Disadvantage is space to store vector.


PAGE NO.:

DATE: / /

b) free space linked list: Have head of first free block

↳ then ~~next~~ this free block

points to next free block & that to next & so on.



Pro:

(④ extra storage overhead)

We can optimise this as:

b1)

Grouping:

Store in free blocks in first free block. Last entry points to next

block of free blocks.

b2)

Counting:

Specify start block and no. of contiguous free blocks.

* Some FS (No need to memorise):

(Newest)

Windows \Rightarrow NTFS, FAT32.

Mac \Rightarrow HFS (Hierarchical)

Linux \Rightarrow ext2, ext3, FAT32

Unix \Rightarrow ext2, ext3, UFS, 2FS.

These notes are the property of GOClasses. Please do not share them without their consent.

For any questions or issues regarding my handwritten notes, feel free to reach out via email at karan757527@gmail.com or DM me on telegram at @karan757527 (or by clicking [here](#)).

I would love to know if you liked my notes. Your feedback and appreciation are invaluable, so don't hesitate to share your thoughts. Click [here](#) to connect with me on LinkedIn or you can find me as @agrawalkaran.

Wishing you success on your journey ahead!

- Karan Agrawal