

Short Notes & Formula Revision: COA

Special class

COA: Short Notes

By: Vishvadeep Gothi

Basics & Instructions

- CA: Instruction, modes, data format, CPU design
- Opcode necessary in each instruction (instruction: binary combination)
- Variable length Instruction: **Fixed Length Opcode**
- Fixed length Instruction: **Variable Length Opcode** → expanding opcode method
- PC relative & Base reg mode supports relocation without any change in code
- PC relative mode offset: Negative for backward jumping
- In execution phase of branch instruction value of PC updated with appropriate address
- In EL add. calculatⁿ, target add. for branch is notⁿ calculated

CPU & Control Unit

- Cycle time = $1 / \text{clock rate}$
- 1 instruction execution time = $\text{CPI} * \text{cycle time}$
- Program execution time = $n * \text{CPI} * \text{cycle time}$
- $\text{MIPS} = \frac{\text{Number of instructions}}{\text{Execution time} * 10^6} = \frac{\text{Clock rate}}{\text{CPI} * 10^6}$
- 2 CPU having same instruction set can have different CPI and clock rate
- In vertical microprogrammed one signal can be enabled from one group
- In vertical microprogrammed maximum signals can be enabled at once = number of groups
- $\text{Speed up} = \frac{\text{Slower Technique time}}{\text{Faster Technique time}}$
- Throughput: Number of operations per unit time
- Bandwidth: Data transferred per unit time

RISC vs CISC

S. No.	RISC (Reduced Instruction-Set Computer)	CISC (Complex Instruction-Set Computer)
1.	Less number of instructions	More number of instructions
2.	Fixed Length Instructions	Variable Length Instructions
3.	Simple Instructions	Complex Instructions
4.	Limited addressing modes	More & complex addressing modes
5.	Easy to implement using hardwired control unit	Difficult to implement using hardwired control unit

RISC vs CISC

S. No.	RISC (Reduced Instruction-Set Computer)	CISC (Complex Instruction-Set Computer)
6.	One cycle per instruction	Multiple cycles per instruction
7.	Register-to-Register arithmetic operation only	Register-to-Memory & Memory-to-Register arithmetic operations possible
8.	More Number of Registers	Less Number of Registers

IO Organization

- Efficiency of asynchronous line = $\frac{\text{Char bits}}{\text{Total bits sent per char}}$
- Time in programmed IO = time to check status + time to transfer data
- Time in Interrupt IO = interrupt overhead + time to service interrupt
- CPU sends 2 information to DMAC before transfer: starting address & Data count
- DMAC can generate address and can send control signals for memory
- CPU wait for more time in burst mode as compared to cycle stealing mode
- No CPU waiting or blocking in interleaving mode of DMA
- % of time CPU blocked (burst mode) = $\frac{\text{transfer time to memory}}{\text{prepatation time} + \text{transfer to memory time}} * 100\%$
- % of time CPU blocked (cycle stealing) = $\frac{\text{transfer time}}{\text{prepatation time}} * 100\%$
- DMA is faster mode for transferring data between IO & memory
- Max data transferred using DMA without CPUs intervention = $2^x - 1$, x = bits in data count
- At a time only one of DMAC and CPU can use the system buses
- During instruction execution DMA transfer can be done but not the interrupt service

IO Mapped IO vs Memory Mapped IO

Memory Mapped IO	IO Mapped IO
1. Memory wastage	1. No Memory wastage
2. All Memory access instructions used for IO access also	2. IO access instructions and memory access instructions are different
3. No separate address space for IO	3. IO have their own separate address space
4. More Instructions for IO access	4. Less Instructions for IO access
5. More addressing modes for IO access	5. addressing modes for IO Access <i>less</i>
6. More IO devices connected	6. Less IO devices connected


Memory Organization

default


- Byte addressable memory = $128\text{KB} = 128K \times 1\text{ B} = 128K \times 8\text{ bits}$
- Memory access rate = $\frac{1}{\text{memory access (cycle) time}}$
- Memory access decoder = $a \times b$, a = address size, b = number of cells
- Multiplication table for 2 n -bit unsigned number = $2^{2n} \times 2n\text{ bits}$
- Addition table for 2 n -bit unsigned number = $2^{2n} \times (n + 1)\text{ bits}$
- In multiple chip memory 1 decode output selects one entire horizontal arrangement
- If required addresses more \Rightarrow Vertical Arrangement
- If required data more \Rightarrow Horizontal Arrangement
- If required addresses & data more \Rightarrow Hybrid Arrangement
- Default storage unit: bits
- CPU can initiate the memory request only when memory is ready
- Associative memory is faster than SRAM (costlier too)

SRAM vs DRAM


Static	Dynamic
1. Implemented using flip-flops	1. Implemented using capacitors
2. No refresh required	2. Periodic refresh is required
3. Faster Read/Write	3. Slow Read/Write
4. Used for Cache	4. Used for main memory
5. Low Idle power consumption	5. High Idle power consumption
6. High operational power consumption	6. Low operational power consumption



Big endian



Little endian



Cache Organization

- Cache is implemented based on locality of reference
- Every time there is a read miss, a block is brought from mm to cm
- Every time there is a write miss, a block does not come from mm to cm (no write allocate)

- Simultaneous access $T_{avg} = H * t_{cm} + (1 - H) * t_{mm}$

- Hierarchical access $T_{avg} = t_{cm} + (1 - H) * t_{mm}$

- $T_{block} = \text{Block size} * T_{mm}$

- $t_{avg} = t_{cm}$ if $H = 100\%$

- Write Through:

$$T_{avg \text{ write}} = T_{mm}$$

$$T_{avg} = \% \text{ of read} * T_{read} + \% \text{ of write} * T_{avg \text{ write}}$$

$$\text{Effective hit rate} = \text{read hit ratio} * \% \text{ of read}$$

- Write Back:

~~Simultaneous~~ $T_{avg} = H * t_{cm} + (1 - H) * (t_{block} + x * t_{block})$

~~Hierarchical~~ $T_{avg} = H * t_{cm} + (1 - H) * (t_{cm} + t_{block} + x * t_{block})$

$x = \% \text{ of dirty blocks}$

Cache Organization

- Only 1 data sent to mm for write in write through cache
- In write through cache the block is replaced from cache directly
- In write back cache, the dirty blocks are only written back to mm
- CPU always generated mm address (even to access cache too)
- Tag identifies among all mm blocks which maps to one index, which one is present in cache
- $\text{Cm block number} = (\text{mm block number}) \% \text{number of blocks in cache}$ [direct mapping]
- MM address in direct mapping

Tag	Cm block number	Byte offset
-----	-----------------	-------------

- Index in direct mapping = cm block number
- Tag in direct mapping = mm address $-\log_2 \text{cache size}$
- Byte offset is not used to check hit/miss in any of the mappings
- Tag directory size (all mappings) = $\text{Number of blocks in cache} * (\text{tag} + \text{extra bits})$
- For a given cache size, block size and mm size: Tag is same (for byte and word addressable memory both)
 and index

Cache Organization

- $\text{Cm set number} = (\text{mm block number}) \% \text{number of sets in cache}$
- MM address in set associative mapping

Tag	Set offset	Byte offset
-----	------------	-------------

- Index in set associative mapping = Set offset
- Tag in set associative mapping = $\text{mm address} - \log_2 \text{cache size} + \log_2 k$
- MM address in fully associative mapping

Tag	Byte offset
-----	-------------

- Index in fully associative mapping = 0-bits
- Tag in fully associative = $\text{mm address} - \log_2 \text{block size}$
- Size of tag maximum in fully associative and minimum in direct mapping
- Size of index minimum in fully associative and maximum in direct mapping
- In fully associative mapping, tag = mm block number

Cache Organization

- Direct mapping hardware:
 1. Number of MUX for tag selection = Tag-bits
 2. Size of MUX for tag selection = Number of blocks : 1
 3. Number of comparators = 1
 4. Size of comparator = Tag-bits
- k-way Set associative mapping hardware:
 1. Number of MUX for tag selection = $k * \text{Tag-bits}$
 2. Size of MUX for tag selection = Number of set : 1
 3. Number of comparators = k
 4. Size of comparator = Tag-bits
 5. OR-gate = 1 (k-input OR gate)
- Fully associative mapping hardware:
 1. Number of comparators = Number of blocks in cache
 2. Size of comparator = Tag-bits
 3. OR-gate = 1 (number of blocks-input OR gate)

Cache Organization

- Hit latency time:
 - Direct mapping = MUX delay + comparator delay
 - Set associative mapping = MUX delay + comparator delay + OR-gate delay
 - Fully associative mapping = comparator delay + OR-gate delay
- No any replacement policy required for direct mapping
- No conflict miss in fully associative mapping
- To reduce conflict miss: increase associativity
- To reduce cold miss: increase block size
- To reduce capacity miss: increase cache size
- Total cold miss = number of blocks in mm
- Simultaneous access $T_{avg} = H1 * t1 + (1 - H1) * [H2 * t2 + (1 - h2) * tmm]$
- Hierarchical access $T_{avg} = t1 + (1 - H1) * [t2 + (1 - h2) * tmm]$

$$t_1 + (1 - h_1) t_2 + (1 - h_1) (1 - h_2) t_{mm}$$

Disk

- Disk capacity = 2 * no. of platters * tracks per surface * sectors per track * sector capacity
- Sector is smallest addressable unit of disk which can be read or written at once
- Disk access time = Seek Time + Rotational Latency + 1 sector Transfer Time
- Average Rotational Latency = $\frac{1 \text{ rotation time}}{2}$
- 1 sector Transfer Time = $\frac{1 \text{ rotation time}}{\text{number of sectors per track}}$
- Sequentially stored N sector transfer time
= Seek Time + Rotational Latency + N * 1 sector Transfer Time
- Randomly stored N sector transfer time
= N * (Seek Time + Rotational Latency + 1 sector Transfer Time)

Disk

- Disk addressing $\langle c, h, s \rangle$ c = cylinder number, h = surface number, s = sector number
- Sector number for given address
= $c * \text{sectors per cylinder} + h * \text{sectors per track} + s$
- $c = \text{sector number} / \text{sectors per cylinder}$
- $h = (\text{sector number} \% \text{sectors per cylinder}) / \text{sectors per track}$
- $s = (\text{sector number} \% \text{sectors per cylinder}) \% \text{sectors per track}$

Pipeline

- Pipelining is useful, When same processing is applied over multiple inputs
- Pipeline time = $(k + n - 1) * t_p$
- Speed up = $\frac{n * t_n}{(k + n - 1) * t_p}$
- Ideal Speed up = $\frac{t_n}{t_p}$
- Ideal condition: $k - 1$ cycles ignored to fill pipe
- t_p = max(segment delays) + register delay
- t_n = sum of all segment delays *w/o registers*
- Latency: After how much time new input given to machine
- Latency of pipeline: t_p
- Latency of non-pipeline: t_n
- Throughput of pipeline = $1 / t_p$
- CPI of pipeline in ideal case w/o hazards = 1

Pipeline

- Delayed load: Software solution for data dependency by provided by compiler
- Operand forwarding: Hardware solution for data dependency ~~by provided by compiler~~
- For ALU to ALU data dependency, Operand forwarding provides zero stall cycles
- $CPI_{avg} = 1 + (\text{stall frequency} * \text{stall cycle})$
- 1 Instruction execution time (average) = $CPI_{avg} * tp$
- Stalls because of branch = $i - 1$ (if after i^{th} stage the condition is evaluated)
- Even branch is not taken then too stalls are there due to branch instructions
- Result of branch condition evaluation available after execution phase of branch instruction
- Operand forwarding and register renaming can not solve the memory access dependencies

Floating Point Representation

- Number represented in form:



- Exponent is biased
- Mantissa is normalized
- Value (Explicit Normalization) = $(-1)^s * 0.M * 2^{E-bias}$
- Value (Implicit Normalization) = $(-1)^s * 1.M * 2^{E-bias}$
- More bits in exponent => Larger range
- More bits in Mantissa => Greater precision or accuracy
- Conventional representation can not store zero and very small numbers

IEEE-754 Floating Point Representation

- Single precision 32-bits: Bias = 127

S	E	M
1	8	23

- Double precision 64-bits Bias = 1023

S	E	M
1	11	52

E = all 0's
Or
E = all 1's

} Special Numbers

- Value (Implicit Normalization) = $(-1)^s * 1.M * 2^{E-bias}$
- Value (Denormalized) = $(-1)^s * 0.M * 2^{-126}$ Single precision
- Value (Denormalized) = $(-1)^s * 0.M * 2^{-1022}$ Double precision

IEEE-754 Floating Point Representation

S	E	M	Number
0	00....0	00.....0	+0
1	00....0	00.....0	-0
0	11.....1	00.....0	$+\infty$
1	11.....1	00.....0	$-\infty$
0/1	11.....1	\neq 00.....0	NAN
0/1	00.....0	\neq 00.....0	Denormalized
0/1	\neq 00.....0 And \neq 11.....1	xxxx...xxx	Normal Number (Implicit Normalized)

- For normalized number min value of $E=00000001$, $M=00....0$
- For normalized number max value of $E=11111110$, $M=11....1$
- For denormalized number min value of $E=00000000$, $M=00....01$
- For denormalized number max value of $E=00000000$, $M=11....1$

\int_{+6}^{12} month

27th Jan



VDEEP10

Happy Learning.!

USE CODE

VDEEPLIVE

TO GET

MAX DISCOUNT ON

 **plus**
Subscription