



EC/EE/CS & IT/IN

Digital Electronics

Combinational circuit -

Parallel Adder



LECTURE NO. 6

Chandan Jha Sir (CJ Sir)

बस कर्म तुम्हारा कल होगा
और कर्म में अगर सचाई है तो
कर्म कहा निष्फल होगा
हर एक संकट का हल होगा
वो आज नहीं तो कल होगा

लोहा जितना तपता है
उतनी ही ताकत भरता है
सोने को जितनी आग लगे
वो उतना प्रखर निखरता है
हिरे पर जितनी धार लगे
वो उतना खूब चमकता है
मिट्टी का बर्तन पकता है
तब धून पर खूब खनकता है

सूरज जैसा बनना है तो
सूरज जितना जलना होगा
नदियोसा आदर पाना है
तो परबत छोड़ निकलना होगा
और हम आदम के बेटे हैं
क्यों सोचे राह सरल होगा
कुछ ज्यादा वक्त लगेगा पर
संघर्ष जरूर सफल होगा
हर एक संकट का हल होगा
वो आज नहीं तो कल होगा



SUCCESS





QUESTION



The combinational circuit given below implements which of the following

- ☒ A. NAND
- ☐ B. NOR
- ☐ C. X OR
- ☐ D. NONE



$$\begin{aligned} y &= \overline{B}C \cdot \overline{B}C + \overline{A}BC \\ &= \overline{B}C + \overline{A}BC \quad (BC = x) \\ &= \overline{x} + \overline{A}x = (\overline{A} + \overline{x})(\overline{x} + x) \\ &= \overline{A} + \overline{x} \\ &= \overline{A \cdot x} = \overline{A \cdot BC} \end{aligned}$$




QUESTION




The combinational circuit given below, output Q will be

- A. $A \oplus B \oplus C$
- B. ABC
- C. $AB+C$
- D. $A+B+C$



$$Q = \bar{A}\bar{B}C + \bar{A}B + A\bar{B} + AB$$

$$Q = \sum m(1, 2, 3, 4, 5, 6, 7)$$



$$A+B+C$$



QUESTION



In 8 bit comparator total number of combination will be

- A. 128K
- ☒ B. 64K
- C. 32K
- D. none

$$2^{10} = K$$

$$2^{20} = M$$

$$2^{30} = G$$

'n' bit comparator

$$2^{2n}$$

$$2^{2 \times 8} = 2^{16} \Rightarrow 2^6 \cdot 2^{10} \\ \Rightarrow \text{64 K}$$

ABOUT ME



- Cleared Gate Multiple times with double Digit Rank (AIR 23, AIR 26)
- Qualified ISRO Exam
- Mentored More then 1 Lakhs+ Students (Offline & Online)
- More then 250+ Motivational Seminar in various Engineering College including NITs & Some of IITs



Chandan Jha

RECAP



Comparator

n bit comparator

$$T.C = 2^{2n}$$

$$\text{Equal} \Rightarrow 2^n$$

$$\text{Unequal cm} \Rightarrow 2^{2n} - 2^n$$

$$\text{Greater} = \text{Less} = \frac{2^{2n} - 2^n}{2}$$

$$A > B$$

$$A < B$$

$$A = B$$




Semiminimized Expression

$$A_1 \bar{B}_1 + (A_1 \odot B_1) A_0 \bar{B}_0$$

$$\bar{A}_1 B_1 + (A_1 \odot B_1) \bar{A}_0 B_0$$


$$(A_1 \odot B_1) (A_0 \odot B_0)$$

$$\underline{A + BC}$$



③

$$A + B\bar{C} = (A + B)(A + C)$$



③



HALF ADDER



→ 2 bit adder

$$\begin{array}{r} 0 \\ + 0 \\ \hline 0 \ 0 \end{array}$$

↑ ↑ Sum
Carry

$$\begin{array}{r} 0 \\ + 1 \\ \hline 0 \ 1 \end{array}$$

$$\begin{array}{r} 1 \\ + 0 \\ \hline 0 \ 1 \end{array}$$

$$\begin{array}{r} 1 \\ + 1 \\ \hline 1 \ 0 \end{array}$$

↑ ↑ Sum
Carry

$$\begin{array}{r} 1 \\ + 1 \\ \hline \underline{1 \ 0} \end{array}$$



HALF ADDER



Step-1



Step-2


A	B	Sum	Carry
0	0	0	0
0	1	1✓	0
1	0	1✓	0
1	1	0	1

Step 3.

$$\text{Sum} = \bar{A}B + A\bar{B} = A \oplus B$$
$$\text{Carry} = AB$$

Step 4.

Step 5.






HALF ADDER



By NAND GATE

5



NOR

5



FULL ADDER



Step 2.

	A	B	C	Sum	Carry
0	0	0	0	0	0
①	0	0	1	1	0
②	0	1	0	1	0
3	0	1	1	0	1 ✓
④	1	0	0	1	0
5	1	0	1	0	1
6	1	1	0	0	1
⑦	1	1	1	1	1

Step 3. & Step 4


$$\text{Sum} = \sum m(1, 2, 4, 7) = A \oplus B \oplus C$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$

$$= \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= (\bar{A}B + A\bar{B})C + AB(\bar{C} + C)$$

$$= AB + (A \oplus B) \cdot C$$



$$= \underline{\underline{AB + BC + AC}}$$

HALF ADDER/SUBTRACTOR

NAND/NOR

$$\text{Sum} = A \oplus B$$

$$\text{Carry} = AB$$



5

D+

2x1 MUX

HALF ADDER

?



2

3



FULL ADDER



→ 3 bit adder

$$\begin{array}{r} 0 \\ 0 \\ 0 \\ \hline 00 \end{array}$$

↑ ↑
Carry Sum

$$\begin{array}{r} 0 \\ 0 \\ + 1 \\ \hline 01 \end{array}$$

$$\begin{array}{r} 0 \\ 1 \\ + 1 \\ \hline 10 \end{array}$$

$$\begin{array}{r} 1 \\ 1 \\ + 1 \\ \hline 11 \end{array}$$

Step 1



Full adder


✓ $Sum = A \oplus B \oplus C$

$$\left\{ \begin{aligned} Carry &= AB + BC + AC \\ &= (A \oplus B)C + AB \\ &= \bar{A}B C + A\bar{B}C + AB\bar{C} + ABC \end{aligned} \right.$$

ER.CJHA @ GMAIL.COM



FULL ADDER



1 Full adder = 2 HA + 1



GATE


2 INOP



FULL ADDER



Number of NAND = 9





QUESTION

$$T_{\text{sum}} = 50 \text{ ns}$$

$$T_{\text{carry}} = 45 \text{ ns}$$



A full adder is implemented with two half adders and one OR gate. OR gate is used to derive the final carry function of full adder. In each half adder, $T_{\text{sum}} = 25 \text{ ns}$ and $T_{\text{carry}} = 20 \text{ ns}$ and $T_{\text{OR}} = 25 \text{ ns}$.

The minimum time required to derive both the sum and carry function of a full adder after applying the inputs is _____ ns


Maximum
Time


$$T_{\text{ons}} =$$

Minimum Time

$$20 + 25 = 45 \text{ ns}$$

$$50 \text{ ns}$$







#DEC

minimum delay

min delay



$$\text{Minimum Delay} = \text{Min}(t_1, t_2) + t_{OR}$$



Jorden

"PARALLEL ADDER"

4 bit parallel adder



4 bit parallel adder

$$\rightarrow 3FA + 1HA$$

$$\rightarrow 7HA + 3OR\ GATE$$

$$\rightarrow 4FA$$

n bit parallel adder

$$\rightarrow (n-1)FA + 1HA$$


$$\rightarrow (2n-1)HA + (n-1)OR$$

$$\rightarrow nFA$$



PARALLEL ADDER

RIPPLE CARRY ADDER



$T_{sum} = 10 \text{ sec}$
 $T_{carry} = 5 \text{ sec}$

- (A) 20
- (B) 25
- (C) 35
- (D) 40

(E) Sir, mujhe nahi ata.
Mai tare jameen par hu.

n bit Ripple carry adder

Maximum Delay


$$T = (n-1)T_{\text{carry}} + \text{Max}\{T_{\text{sum}}, T_{\text{carry}}\}$$



PARALLEL ADDER



X-OR $\rightarrow 2ns$
AND/OR $\rightarrow \underline{\underline{1ns}}$



Maximum Delay

$$\left. \begin{array}{l} T_{AND}/T_{OR} = 1 \text{ ns} \\ T_{XOR} = \underline{\underline{2 \text{ ns}}} \end{array} \right\}$$

$$\begin{array}{l} T_{sum} = 4 \text{ ns} \\ T_{carry} = \underline{\underline{4 \text{ ns}}} \end{array}$$

$$T = (n-1) \{ T_{AND} + T_{OR} \} + \text{Max} \{ T_{sum}, T_{carry} \}$$

$$T = (4-1) \{ 1 + 1 \} + \text{Max} \{ 4, 4 \}$$

$$= 3 \times 2 + 4 \text{ ns}$$

$$= \underline{\underline{10 \text{ ns}}}$$

$n \rightarrow$ no. of bits



QUESTION



A 16-bit ripple carry adder is realized using 16 identical full adders. The carry propagation delay of each full adder is 12 ns and the sum propagation delay of each full adder is 15 ns. The worst case delay of this 16 bit adder will be _____?

- ☒ A. 195
- ☐ B. 220
- ☐ C. 250
- ☐ D. NONE

$$\begin{aligned} T &= (n-1)T_{\text{carry}} + \text{Max}\{T_{\text{sum}}, T_{\text{carry}}\} \\ &= (16-1) \cdot 12 \text{ ns} + \text{Max}\{15 \text{ ns}, 12 \text{ ns}\} \\ &= 15 \times 12 + 15 \\ &= \underline{195 \text{ ns}} \end{aligned}$$

→ carry

→ sum



QUESTION



4-bit parallel binary adder is built using four full adders. If each full adder takes 44ns to produce the sum bit and 14ns to produce carry bit, then the time required for addition of two 4-bit numbers is.

A. 100

☒ B. 86

C. 126

D. NONE

$$T_{\text{sum}} = 44 \text{ ns}$$

$$n = 4$$

$$T_{\text{carry}} = 14 \text{ ns}$$

$$\begin{aligned} T &= (n-1)T_{\text{carry}} + T_{\text{sum}} \\ &= 3 \times 14 + 44 \\ &= \underline{86 \text{ ns}} \end{aligned}$$



QUESTION



PYQ

$$T_{AND}/T_{OR} = 1.2 \mu s$$
$$T_{XOR} = 2.4 \mu s$$

A half adder is implemented with XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The propagation delay of an XOR gate is twice that of an AND/OR gate. The propagation delay of an AND/OR gate is 1.2 microseconds. A 4-bit ripple-carry binary adder is implemented by using full adders. The total propagation time of this 4-bit binary adder in microseconds is,

- A. 19.2
- B. 12
- C. 25
- D. NONE




Figure-I




Figure-II

HW?



$n=4 \text{ bit}$


$$\left\{ \begin{array}{l} t_{\text{AND}} = 3 \text{ ns} \\ t_{\text{OR}} = 2 \text{ ns} \\ t_{\text{X-OR}} = 5 \text{ ns} \end{array} \right.$$

$$T = (n-1)\{T_{AND} + T_{OR}\} + \text{Max}\{T_{sum}, T_{carry}\}$$

$$= 3 \times \{1.2 + 1.2\} + 4.8$$

$$= 3 \times 2.4 + 4.8$$

$$= 12.0$$





QUESTION



HW.

Figure I show a 4-bits ripple carry adder realized using full adders and Figure II shows the circuit of a full-adder (FA). The propagation delay of the XOR, AND and OR gates in Figure II are 20 ns, 15 ns and 10 ns respectively. Assume all the inputs to the 4-bit adder are initially reset to 0.

At $t=0$, the inputs to the 4-bit adder are changed to

$$X_3X_2X_1X_0 = 1100, Y_3Y_2Y_1Y_0 = 0100,$$

$$\text{And } Z_0 = 1$$

The output of the ripple carry adder will be stable at t (in ns) = _____




Figure-I




Figure-II



10 AM





ER.CJHA@GMAIL.COM

Digital Electronics

L-line



8:00 AM

