


COMPUTER ORGANIZATION & ARCHITECTURE.

Computer Generation:


	1 st	2 nd	3 rd	4 th and 5 th
Components	1942-1955 Vacuum Tube	1955-1964 Transistor	1965-1974 T.C (Integrated Chip)	1974-Present VLSI & ULSI
Languages	Machine Language	Assembly Language	HLL, OOPS Robots	OOPS, RDBMS, ML, AI

* The First Digital Computer was "ENIAC" in 1943. (Electronic Numerical and Integrator Computer).




Note : Intel X86 has same architecture but different organisations.

Components of a Computer:



CPU.




Memory.

- ① Program Counter : [pc] : It contains starting address of the next instruction to be executed (fixed).
 - ② Memory Address Register [mar] : MAR contains the memory address used for either read or write operations.
 - ③ DR/mar/mbr (Memory Buffer Register) : Hold the instructions or data.
 - ④ IR (Instruction Register) : It contains the instruction which is currently executed by the CPU.
- Note:
- * Instruction is stored in DR because instruction's format is predefined in IR.
- ⑤ AC (Accumulator) : It contains the temporary result of all operations or first operand (data) of a few operations.
 - ⑥ GPR (General Purpose Register) : It is used for processing the data.

- ⑧ PSW (Program Status Register) : It stores the status of the ~~the previous~~ / Flag Register result.

⑨ Stack Pointer (SP Register) : Contains the Top (Top of the Stack) address.



Instruction Cycle:

- * The process required for each instruction's execution

or

 - * The instruction cycle describes the execution sequence of the instructions.

Instruction Cycle contains two sub cycles:


1. Fetch Cycle: To fetch (to bring) the instruction from memory to CPU and at the end of fetch cycle PC (Program Counter) is incremented, now PC will denote next instruction starting address.
 2. Execute Cycle: To process (to execute) the fetched instruction.
 - I. Decode
 - II. Execute

Steps in Instruction Cycle:


1. IAC (Instruction Address Calculation)
 2. IF (Instruction Fetch)
 3. Decoding (Analysis Of instruction)
 4. OAC (Operand address Calculation)
 5. OF (Operand Fetch)
 6. DP (Data Processing)
 7. Result Storage
- Fetch Cycle Execute Cycle

Fetch Cycle:

- * At the beginning of each instruction cycle the processor fetches instruction from memory
- * The Program Counter holds the address of the instruction to be fetched next.
- * The processor increments the PC after each instruction fetch so that it will fetch the next instruction in sequence.
- * The fetched instruction is loaded into the instruction register.
- * The Processor interprets the instruction and performs the required actions.




Basic Instructions Cycle.




Note: When interrupt occur, then after completion of current instruction's execution, interrupt will be serviced.

* When interrupt occurs, it pushes the PC value into the stack as a return address and control is transferred to ISR (Interrupt Service Routine).



Stack is used because of "Last in First Out" nature.



8 bit	\rightarrow 1 Byte	1 word
8 bit		1 word
:		1 word
8 bit		1 word

$$1 \text{ word size} = 32 \text{ bit}$$

$$1 \text{ word} = 4 \text{ Byte}$$

$$\therefore 1 \text{ word} = 4 \text{ Byte}$$

- Q1. Consider the following program segment execute on hypothetical processor. Assume the program is stored in the memory address 1000 onwards. During the execution of T6 what could be the value present in the Program Counter? Assume the word size is 32 bit and memory is Byte Addressable?

Ans.

Instructions	Size (words)	1 Word = 32 bit
I ₁	2	16 Byte
I ₂	1	2 words = 2x4 = 8 Byte
I ₃	1	
I ₄	3	1000 - 1007
I ₅	1	1008 - 1011
I ₆	2	1012 - 1015
I ₇	1.	1016 - 1023
		1028 - 1037
		26 - 1032 - 1039
		1040 - 1043

∴ Value Present in PC during execution of I₆ = 1040

Byte Addressable

Word in PC during exec. PC

Q2. Consider the following Program Segment execute on Hypothetical processor. Assume that word size is 32 bit and memory is word addressable. The program is stored in the memory at address 1000 onwards. During the execution of I₅ what would be the value present in the Program Counter?

Instructions	Size (words)	1 Word = 32 bit
I ₁	2	1000 - 1001
I ₂	1	1002
I ₃	1	1003
I ₄	3	1004, 1005, 1006
I ₅	1	I ₅ - 1007
I ₆	2	1008 - 1009
I ₇	1.	1010

→ PC will store 1008 (address of next instructions i.e. I₆)

PC will store I₆ address during execution of I₅.

* If interrupt occurs during execution of I₅ or after execution of I₆ then PC will push I₆ value (1008) into stack at return address.

Q3. Consider the following Program segment for a hypothetical CPU having three user registers R_1 , R_2 and R_3 .

Instruction	Operation	Instruction (words)
I ₁ MOV R ₁ , 5000	$R_1 \leftarrow \text{Memory}[5000]$	2 1000 - 1001
I ₂ MOV R ₂ , (R ₁)	$R_2 \leftarrow \text{Memory}[(R_1)]$	1 1002
I ₃ ADD R ₂ , R ₃	$R_2 \leftarrow R_2 + R_3$	1 1003
I ₄ MOV 6000, R ₂	$\text{Memory}[6000] \leftarrow R_2$	2 1004 - 1005
I ₅ HALT	Machine Halt	1. <u>1006</u>

Consider that the memory is word addressable with size 32 bits and the program has been loaded starting from memory location 1000. If an interrupt occurs during ADD instruction, what will be the return address pushed into stack?

Ans. Interrupt occurs at ADD (I₃), i.e. PC will store I₄th address
 $\Rightarrow \underline{1004}$

Q4. Consider the following Program Segment for a hypothetical CPU having three user registers' R_1 , R_2 , R_3 .

Instruction	Operation	Instruction (words)
I ₁ MOV R ₁ , 5000	$R_1 \leftarrow \text{Memory}[5000]$	2 1000 - 1007
I ₂ MOV R ₂ , (R ₁)	$R_2 \leftarrow \text{Memory}[(R_1)]$	1 1008 - 1011
I ₃ ADD R ₂ , R ₃	$R_2 \leftarrow R_2 + R_3$	1 1012 - 1015
I ₄ MOV 6000, R ₂	$\text{Memory}[6000] \leftarrow R_2$	2 1016 - 1023
I ₅ HALT	Machine Halt	1. <u>1024</u> - 1027

Consider that the memory is Byte addressable with size 32 bits and the program has been loaded starting from memory location 1000. If an interrupt occurs while the CPU has been halted after the executing "MOV 6000, R₂" instruction the return address saved in the stack will be

Ans. MOV 6000, R₂ = I₄ instruction interrupted, so I₅th instruction address will be stored in stack $\Rightarrow \underline{1024}$

Q5.

Consider the following Program Segment for hypothetical CPU

Instruction	Meaning	Instruction Size	(Words)
I1 mov r0, 3000	$r_0 \leftarrow M[200]$	3	$3 \times 2 + 4 = 13$
I2 mov r1, 3000	$r_1 \leftarrow M[200]$	3	$3 \times 2 + 4 = 13$
I3 mul r0, r1	$r_0 \leftarrow r_0 \times r_1$	1	$1 \times 3 + 6 = 9$
I4 mov 6000, r0	$M[6000] \leftarrow r_0$	3	$3 \times 2 + 4 = 13$
I5 HLT	Machine halt	1.	$1 \times 3 = \frac{3}{51}$ cycle

Let the clock cycles required for various operations be as follows : Instruction Fetch & Decode : 3 Clock cycle per word
 Mul with both operand and stored in register : 6 clock cycle.
 Register to / from memory transfer : 1 clock cycle
 The total number of clock cycles required to execute the program is 51 cycle.

Q6. Consider the following Program Segment for a hypothetical CPU having three user registers R_1, R_2 and R_3

Instruction	Operation	Instruction Size
MOV R1, 5000	$R_1 \leftarrow \text{Memory}[5000]$	2 $2 \times 2 + 3 = 7$
MOV R2, (R1)	$R_2 \leftarrow \text{Memory}[R_1]$	1 $1 \times 2 + 3 = 5$
ADD R2, R3	$R_2 \leftarrow R_2 + R_3$	1 $1 \times 2 + 1 = 3$
MOV 6000, R2	$\text{Memory}[6000] \leftarrow R_2$	2 $2 \times 2 + 3 = 7$
HLT	Machine halt	1 $1 \times 0 + 0 = 0$

Let the clock cycles required for various operations be as follows:

Register to / from memory transfer: 3 clock cycles

Add with both operand in register: 1 clock cycle.

Instructions fetch and decode : 2 clock cycle per word

Total no of clock cycles required to execute this program 24


System Bus:

System bus is a collection of lines which are used to provide the communication between major components of the computer (Memory, I/O, CPU)


System Bus Contains 3 types of bus/lines

- ① Address line / Address bus
- ② Data line / Data bus
- ③ Control line / Control bus


- ① Address line: Address line are used to carry the address towards memory and I/O.
Address line are unidirectional.



- ② Data Line: Data line are used to carry the data (Binary sequence). Data line are bi-directional.



- ③ Control Line: Control line are used to control the copy signal. Control lines are individually unidirectional and collectively bidirectional.




Memory Read: Memory to Cpu

Memory Write: Cpu -to Memory



LOAD: Memory Read
(LD)

STORE: Memory Write.
(ST)

Read Operation: (Memory Read)



Write Operation: (Memory Write)



* Memory is organised into equal parts, each part is called cell.
 * Each cell is identified by a unique number called as address.

→ Memory is represented as 2^{n+m}

n: number of address line (A.L)

m: number of data line (D.L)

A.L → Specify the Capacity of the memory

D.L → Specify the Capacity of the data (cells)

* n bit Address line can represent 2^n memory cells

Range: $0 \text{ to } 2^n - 1$. Memory starts from '0'

$$2^1 = 2$$

$$2^{10} \text{ B} = 1 \text{ K (Kilo) B} \approx 10^3$$

$$2^2 = 4$$

$$2^{20} \text{ B} = 1 \text{ M (Mega) B} \approx 10^6$$

$$2^3 = 8$$

$$2^{30} \text{ B} = 1 \text{ G (Giga) B} \approx 10^9$$

$$2^4 = 16$$

$$2^{40} \text{ B} = 1 \text{ T (Terra) B} \approx 10^{12}$$

$$2^5 = 32$$

$$2^{50} \text{ B} = 1 \text{ P (Peta) B}$$

1 Byte = 8 bits

$$2^6 = 64$$

$$2^{60} \text{ B} = 1 \text{ E (Exa) B}$$

1 Nibble = 4 bits

$$2^7 = 128$$

$$2^{70} \text{ B} = 1 \text{ Z (Zetta) B}$$

$$2^8 = 256$$

$$2^{80} \text{ B} = 1 \text{ Y (Yotta) B}$$

$$2^9 = 512$$

$$2^{10} = 1024 \quad [1 \text{ K}]$$

eg. 1

8 Byte


$$2^3 \times 8 \text{ bits}$$

3 bit address line [A.L]

8 bit data line [D.L]

3 bit address line can represent

$$2^3 \text{ Cells } (0 \text{ to } 2^3 - 1)$$



Memory: 8 Byte.

eg. 2

16 Byte


$$2^4 \times 8 \text{ bits}$$

4 bit Address line

8 bit Data line

4 bit A.L can represent

$$2^4 \text{ memory cells } (0 \text{ to } 2^4 - 1)$$



Q1. The capacity of a memory unit is defined by the number of word multiplied by number of bits/word. How many separate address and data lines needed for memory of $64K \times 16$?

Ans

$$64K \times 16$$

$$2^6 \cdot 2^10 \times 16 = 2^{16}$$

\therefore 16 Bit Address and 16 Bit data lines

Q2. Consider a system which has 1024 K words. Each word has a size of 32 bit. Then what is the capacity of memory in MB (Mega Byte) $4MB$

1024 K words

1 Word = 32 bit

$$2^10 \times 2^10 \times 2^2 \text{ Byte}$$

$$2^{22} \text{ Byte} = 2^2 \times 2^{20}$$

$$= \underline{\underline{4 \text{ Mega Byte}}}$$

$\approx 4 \text{ Bytes}$

→ Based on the cell size memory configuration is divided into 2 types:

① Byte addressable memory

② Word addressable memory

Byte Addressable Memory: When the cell size is '8 bit' then corresponding address is called byte addressable memory.

$(2^3) 4 \times 8$: 2 bit address

$(2^4) 16 \times 8$: 4 bit address

$(2^6) 64 \times 8$: 6 bit address.

→ $2^n \times 8$: 'n' bit address. (Cell size is 8 bit)

Word Addressable Memory: When the cell size is given in the form of words (word length). Then corresponding address is word addressable memory.

$2^x \times w$: n bit address (each cell size must be a word)

Microprocessor	Byte-Addressable [B]	Word-Addressable
8 bit processor	8 bit	8 bit
16 bit processor	8 bit	16 bit
32 bit processor	8 bit 16 bit	32 bit
n bit processor	8 bit	n bit

Unique meaning multiple meaning

↓ ↓

No ambiguity. Ambiguity.

Note:

- * Default Configuration in memory is Byte Addressable so in the memory data always stored Byte wise.
- * Default data type in the CPU is word so operations are performed on a CPU based on word format.
- * So to synchronise the memory data type (Byte) with a CPU data type (word) memory interfacing will be adjusted by the designer according to the word length of the CPU To access the data from memory to CPU in the form of words.

eg: 16 bit processor

Word length = 16 bit

Operations are performed on 16 bit data.

Q1. The Capacity of a memory unit is defined by the number of word multiplied by the number of bits/word. How many separate addresses and data lines are needed for memory of 64×16 ?

Ans $2^{10} \leftarrow 64K \times 16$

$2^{10} \times 16 \quad \therefore 16 \text{ bit address line}$

16 bit data line

Q2. The Capacity of a memory unit is defined by the number of

word multiplied by the number of bits/word. How many separate addresses and data lines are needed for a memory of $4K \times 16$?

Ans

$$4K \times 16 \Rightarrow 2^{12} \times 16$$

\therefore 12 bit address line

16 bit data line.

Q3. A processor can support a maximum of 4GB memory, where the memory is word addressable (a word consists of 2 bytes). The size of the address bus of the processor is at least 31 bits.

Ans

$$\begin{array}{c} 4\text{GB} \\ \downarrow \\ 2^30 \times 2\text{ Byte} \end{array}$$

$$\frac{4\text{GB}}{2^30} \text{ words}$$

Memory: word addressable

1 Word: 2 Byte

$$2\text{Byte} \Rightarrow 1\text{Word}$$

$$\begin{array}{c} 2^30 \text{ words} \\ \downarrow \\ 2^{\underline{30}} \text{ words} \\ \downarrow \\ 2^{\underline{31}} \text{ word} \Rightarrow 31\text{ bit} \end{array}$$

Q4. Consider a 32-bit hypothetical processor which supports 128TByte memory. System is enhanced (new design) with a word addressable memory. Then how many address lines are required in the new system?

Ans

$$128\text{TByte} \Rightarrow 32\text{TB} \times 4\text{Byte}$$

32TB words

$$2^{\underline{30}} \text{ word} \Rightarrow 30\text{ bit Address line}$$

Byte Addressable.

$$2^{\underline{27}} \text{ Byte} (128\text{MB})$$

$$2^{\underline{25}} \times 4\text{ Byte}$$

$$\boxed{2^{\underline{25}} \text{ Words or } 32\text{M Words}}$$

Word Addressable

$$2^{\underline{25}} \text{ words (32 TB words)}$$

$$1\text{ Word} = 4\text{ Byte}$$

$$2^{\underline{25}} \times 4\text{ Byte}$$

$$2^{\underline{27}} \text{ Byte}$$

$$\boxed{128\text{TByte}}$$

Q5. Consider a 64 bit hypothetical processor which supports 2G word memory. System is enhanced (new design) with a Byte addressable memory. Then how many extra address lines are required in the new system?

Anc

Old design:

2G Word

$2 \cdot 2^{30}$ Word

2^31 Words

Address = 31 bit

New design: Byte addressable

1 Word = 64 bit = 8 Byte

2G Word $\rightarrow 2^{31} \times 8$ Byte

$16 \text{ G Byte} = 2^4 \cdot 2^{30}$ B

= 2^{34} Byte

Address = $\frac{34}{2}$ bit

$$\therefore \text{Extra} = 34 - 31$$

$$= \underline{\underline{3 \text{ bit}}}$$

Pins: Processor contains set of hardware pins to perform operations.

1. Active low pin

2. Active high pin

3. Dual pin

4. Time multiplexed Pin

①

Active Pins: This pin is enabled when the input is '0' or clock pulse is in low state. It is denoted as pin name.
eg: RD, WR etc.

②

Active High Pins: This pin is enabled when the input is '1' or clock pulse is in high state.
eg: INITA, TLOA, ALE

③


Dual Pins: eg: M/RD

1: for memory operation (Read or write)


0: for IO operation (To Read or To write)

4. Time Multiplexed Pins: This pin carries the multiple meaning but one only at a time. Address pins are time multiplexed with data pins to carry the data and address (but only one at a time).


eg: In 8085 Processor



eg: In 8086 processor



In 8085 ADO-AO7: Address pins are time multiplexed with data pin to carry the data but to only once at a time.



* The advantage is number of hardware pins reduced.

System Bus:

1. Address Line: Address lines are used to carry the address towards memory and I/O (Unidirectional).

Based on the address lines we can determine Capacity of the memory.

eg: In 8085 processor

ADO-AO7 and AC-AI5

Address = 16 bit.

= 2^{16} cells, 64K cells

= 64 KB

eg: In 8086 processor

ADO-AO15 & AI6-AI9

Address = 20 bit.

= 2^{20} cells

= 1M cells

2. Data Line: Data lines are used to carry the data (bidirectional).

Based on the data lines we can determine the word length of the CPU (processor).

The performance of the processor is measured by word length of the CPU.

e.g.: In 8085

• ADD, ADI

Word Length = 8 bit

Operation performed on
8 bit data format.

e.g.: In 8086


• ADD, ADI

Word Length = 16 bit

Operation performed on 16 bit
data format.

3. Control Lines: → Carries the Control Signal
→ Unidirectional (individually)

Q1.



∴ 16 bit required to represent any of the cell.

Width of address bus = $\lceil \log_2 \text{memory size} \rceil = \lceil \log_2 64K \rceil = 16$ bit

Width of data bus = 8 bit.

Q2.

4G x 32

Width of address bus = 32 bit

Width of data bus = 32 bit.

32 bit processor

Data line = 32 bit

Data bus = 32 bit

Word size = 32 bit

A LU = 32 bit


A C = 32 bit

MBR/MAR = 32 bit

Registers = 32 bit

Computer: Computer is a computational device used to process the data under the control of program.

Program: Sequence (Set) Of Instructions along with Data



Instruction: It is a binary Sequence (Code) which is designed inside the processor to perform the actions Operations.

on


Instructions is a Set (Sequence) of binary bits to instruct the Computer to Perform the Operations.

eg: Assume is Processor.

0110 → App

1011 → true

Data: Data is a binary Sequence bind with the value (data format BCD, Hex, etc).




* Computer works on "Stored Program Concept".

Von Neumann-Architecture (Stored Program Concept)

- * Main memory Contain the instructions and Data.
- * All operating on Binary data
- * Control unit interpreting the instructions from memory and executing
- * Input/Output equipment operated by control unit.

MACHINE INSTRUCTION & ADDRESSING MODES

Instruction Format



OPCODE: Operational code
 Type of Operation.

OPERAND: Data
 or
 Address of operand.

eg:
 * 2 bit OPCODE Can perform $2^2 = 4$ Operations.
 3 bit OPCODE Can perform $2^3 = 8$ Operations.

n bit OPCODE Can perform 2^n Operations.

If memory size is given then we can calculate address field size.

eg: if memory = 1M Byte \Rightarrow 20 bit Address Line.

Q1. If instruction size is 16 bit & memory is 1K Byte then how many number of operations supported by the system?

Ans.

Format: 16 bit

OPCODE	A-F
--------	-----

6 bit 10 bit.

Memory = 1K Byte

$$= 2^{10} \text{ Byte}$$

$$- A-F = 10 \text{ bit}$$

JP Opcode = 6 bit

then total # operations = $2^6 = 64$ Operations.

n bit address field

Word Addressable

$$2^n \text{ Words}$$

Byte Addressable

$$2^n \text{ Byte}$$

Important Points:

- * If n bit Opcode can perform 2^n Operations.
- * If N Operations then Opcode = $\lceil \log_2 N \rceil$ bits.
- * If n bit address line can represent memory of capacity 2^n .
- * If memory capacity of m B/w others address field = $\lceil \log_2 m \rceil$ bits.

Q1. If opcode is 6 bit then total no. of operations?

Ans. Opcode = 6 bit, Total no. of operations = 2^6 = 64.

Q2. If 100 operations supported by the system then size of opcode?

Ans. 100 operations = 2^7 .

$$\text{Opcode} = 7 \text{ bit}$$

Q3. If memory is 256 KB then size of the address field?


Ans. $256 \text{ KB} = 2^{18} \text{ Byte} \therefore \text{Address} = 18 \text{ bit}$

Q4. If A.F is 29 bit then size of memory?

Ans. A.F = 29 bit, Memory = $2^{29} \text{ Byte} \Rightarrow 512 \text{ TByte}$.

Instruction Representation:

- * Within the Computer each instruction is represented by a sequence of bits.
- * The instruction is divided into fields, corresponding to the constituent elements of the instruction.



- * Operands are represented by abbreviations called mnemonics.
eg: ADD = Add
SUB = Subtract.

MUL — Multiply

DIV — Divide

LOAD — Load from memory the data.

STORE — Store data to memory.

* Operands are also represented symbolically.

* Each symbolic OPCODE has a fixed binary representation.

Machine Instruction Characteristics:

- * The operations of the processor is determined by the instructions it executes, referred to as machine instructions or computer instructions.
- * The collection of different instructions that the processor can execute is referred to as the processor's instruction set.

Elements of a Machine Instruction:

Operation Code (Opcode): Specified the operation to be performed.

The operation is specified by a binary code, known as the Operation Code, or OPCODE.

Source Operand Reference: The operation may involve one or more source operands, that is, operands are inputs for the operation.

Result Operand Reference: The operation may produce a result.


Next-Instruction Reference: This tells the processor where to fetch the next instruction after the execution of this instruction is complete.

- Q1. Consider a hypothetical processor which supports 128 byte memory and instruction length is 16 bit.
- If 2AF is used then how many total number of operations supported?

Ans

128 Byte \rightarrow 2 Bytes = AF = 7 bits

Instruction length = 16 bit



IP Opcode = 2 bits

Total # Operations = 2²


= 4 Operations

- (ii) If IAF (Address field) is used then how many total number of operations support formulated?

Ans

IAF/IAI

16 bit

Total # of Operations = 2⁹


= 512 Operations

- Q2 A hypothetical processor supports 100 different operations and 3 address memory field (same size). Instruction is stored in the memory. Then what is the length of the instruction?


Ans

Memory = 1MB (2^{20} B), AF = 20 bit.

100 Operations = Opcode = 7 bit

or $\lceil \log_2 100 \rceil = 2^3 = 100$ Instruction length = 7 + 20 x 3
= 67 bitStorage

Registers (Fastest)




Fastest : Registers > C.m. > M.m. > S.m

Slow : S.m > M.m > C.m > Registers

Registers \rightarrow Reg. A.FMemory \rightarrow Mem. A.F

Q1. Memory 4MB = 2^{20} Byte \Rightarrow Memory-AF = 22 bin.

Q2. 50 Registers = $2^5 \rightarrow$ Reg-AF = 5 bin.



\rightarrow If immediate field = n bit

n bit immediate Unsigned range = 0 to $2^n - 1$

n bit immediate Signed range = -2^{n-1} to $(2^n - 1)$

eg: Assume, if immediate field is 7 bit.

Unsigned = 0 to $2^7 - 1 = 0$ to $2^7 - 1 = 0$ to 127

Signed = $-(2^{7-1})$ to $(2^7 - 1) = -64$ to +63

Instruction Set Size of 10

10 Different type of Operation/instruction performed

Opcode = 4 bit

Q1. Consider a hypothetical Cpu which supports 110 instruction so register and 512KB memory space. Instructions contain 2 register Operands, memory Operands and 13 bit immediate Constant fields. Programs contain 300 instruction. Memory storage space required in Bytes to store the program is 2^{100} Bytes

Ans.
110 Instructions/Operations = Opcode + 7 bit

50 Registers = Reg-AF = 5 bit

512KB Memory = Mem-AF = 19 bin

2^9 B.

Opcode	RegNo.	RegAF	MemAF	Immediate
--------	--------	-------	-------	-----------

7 bits 6 bits 6 bits 19 bits 13 bits

Instruction Size (Length) = $7 + 6 + 6 + 19 + 13 = 51 \text{ bin}$

Instruction Size = $\lceil \frac{51 \text{ bin}}{8 \text{ bin}} \rceil \text{ Byte} = 7 \text{ Byte}$

Program Contains 300 instructions

Program Size = $300 \times 7 \text{ Byte} = \underline{\underline{2100 \text{ Byte}}}$

Q2. Consider a processor which contains the following pin structure

$A_{00} - A_{023}$, $A_{024} - A_{39}$.

Processor Contains 250 Register Instructions is designed with 4 fields i.e. Opcode, register address, memory address and 16-bit immediate field

Processor Supports 180 instructions (Operations). If program Contains 400 instructions then how much space is required for the program

(i) in Byte?

(ii) in Words?

$A_{00} - A_{023}$, $A_{024} - A_{39}$ = Memory address = 16 bit


address

↓
Data line

$A_{00} - A_{023}$
= 24 bit

250 Register = Reg AF = 8 bit

180 Operations/instructions \rightarrow Opcode = 8 bit



Instructions Length (Size) = $8 + 8 + 16 + 16 = 52 \text{ bin}$

1 Instruction Size = $\frac{52 \text{ bin}}{8 \text{ bin}} = 9 \text{ Byte}$

Program Contains = 400 Instructions.

So Program Size = $9 \times 400 = \underline{\underline{3600 \text{ Byte}}}$

Program Size in Word:


1 Word Size = 24 bit = 3B

Program Size = 3600 Byte, In Word = $\frac{3600 \text{ Byte}}{3 \text{ Byte}} = 1200 \text{ Words}$

Q3. A processor has 40 distinct instructions and 24 general purpose registers. A 32 bit instruction word has an Opcode, two register Operands and an immediate Operand. The number of bits available for the immediate Operand field is

Ans. 40 Instructions \rightarrow Opcode = 6 bit

24 Register \rightarrow Reg-# = 5 bit



Q4. A machine has a 32 bit architecture, with 1 word long instructions. It has 64 registers, each of which is 32 bit long. It needs to support 45 instructions, which have an immediate Operand in addition to two register Operands. Assuming that the immediate Operand is an Unsigned integer the maximum value of the immediate Operand is _____.

Anc 1 Word long instruction

$\therefore 1 \text{ Instruction Size} = 32 \text{ bit}$


64 Register = 8 Reg AF = 6 bit

45 Instructions / Operations \rightarrow Opcode = 6 bit

Unsigned Immediate field

Maximum = $0 \rightarrow 2^6 - 1$

= 0 to 16383



16383

Immediate Field = $32 - (6 + 6 + 6)$

= 16 bit

Q5. Consider a processor with 64 registers and instructions set of size twelve. Each instruction has five distinct features fields, namely Opcode, two source register identifiers, one destination register identifier, and a 16-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) required is _____.

Consumed by the program flow is

Opcode	Rg1	RgA1	RgA2	RgM1	RgM2	Fm, F
--------	-----	------	------	------	------	-------

4bit 6bit 6bit 6bit 12bit

$$\text{Instruction Size} = 4+6+6+6+12 = 34 \text{ bits.}$$

$$1 \text{ Instruction Size} = 5 \text{ Byte}$$

Program contains = 100 Text

Program size = $100 \times 5B$

$$= \underline{\underline{500 \text{ Byte}}}$$

Instruction Set Architecture Classification:


1. Stack organisation
2. Single accumulator
3. General register Organisation.

→ Cpu Organisation is classified into 3 types based on the availability of All Operand (Data). (AF: Address Fields or A2: Address Instructions).

1. Stack Cpu (0AF)
2. Accumulator Cpu (1AF)
3. General purpose Register Organisation
 - (i) Reg - memory reference Cpu (2AF)
 - (ii) Reg - Reg reference Cpu (3AF)

Stack Organisations: [Stack Cpu].

- * In the Stack based organisation all operations are performed only on Stack Data.
- * So both the Operand (Data) must be required in the Stack and after processing result after processing is also stored in the stack.
- * Stack is part of memory which is initialised by (Stack pointer) Sp register.
- * In Stack insert and delete Operations are performed at the same level/end Called Tos (Top of Stack) so it becomes default location.



Stack Memory

Push → Insert } Stack Specific
 Pop → Delete }

Load → Memory Read } Memory Specific
 Store → Memory Write }

In → I/O Read } I/O Specific.
 Out → I/O Write }

Mov → General with all Combinations.

eg: $(x+y)+z$. How many machine instructions are required to execute using stack based organisations (stack-CPU)?

→ I_1 : Push x


I_2 : Push y

I_3 : Pw

I_4 : Push z

I_5 : Add.

5 Machine Instructions Using Stack Cpu.



Note: In the Stack-CPU, only ALU operations are OAI & data transfer instructions (Push & pop) are not OAI (zero address instructions).

Q1. How many machine instructions are required using Stack-CPU?

$$x = (A+B) * (C+D)$$

I₁: Push A

I₂: Push B

I₃: Add

I₄: Push C

I₅: Push D

I₆: Add

I₇: Tnw

I₈: Pop x.

8 Machine Instructions using Stack-CPU.

Q2 Consider a 32 bit hypothetical processor which uses Stack CPU. Which supports 1 word Opcode and 24 bit Address. Following statement is executed on a Stack-CPU

$$x = (A+B) * (C+D)$$

Ans Word Size = 32 bit

Opcode = 1 word = 32 bit = 4 Byte

Address = 24 bit = 3 Byte

Q3 How much memory is required for the program in Byte?

$$x = (A+B) * (C+D)$$

I₁: Push A → 4B + 3B = 7 Byte

I₂: Push B → 4B + 3B = 7 Byte

I₃: Add → 4B = 4 Byte

I₄: Push C → 4B + 3B = 7 Byte

I₅: Push D → 4B + 3B = 7 Byte

I₆: Add → 4B = 4 Byte

I₇: Tnw → 4B = 4 Byte

I₈: Pop x. → 4B + 3B = 7 Byte

47 Byte


Q. What is the state at the end of the program execution?

→ Empty, because


return is stored in $pn[x]$

Single Accumulator Organisation:

- In Accumulator based Organisation first ALU Operand always required in accumulator, second ALU Operand (Data) either present in register or in memory.
- After the processing result is also stored in the accumulator.
- Accumulator is used as a destination.
- In the processor only 1 accumulator is present, so not needed to explicit mention the address.



	Destination	Source	Source
(i) ALU Operation	-AC	-AC	/ Reg/Memory
(ii) Data transfer	-AC	Memory	(Memory Read)
Operation.	Memory	-AC	(Memory Write)



Register File: The number of registers supported by the processor is denoted (Called) register file.

e.g. Register File + 16

Contains 16 register file.

Q1. $(A+B) - A$ and B are the variable in the memory. How many machine instructions are required to execute using AC-CPU?

Ans.

I₁: Load A; $AC \leftarrow M[A]$

I₂: Add B; $AC \leftarrow AC + M[B]$

2 Machine Instruction using AC-CPU.

Q2 $(x * y) + z$ How many machine instructions required using AC-CPU?

Ans.

I₁: Load x; $AC \leftarrow M[X]$

I₂: Mul Y; $AC \leftarrow AC * M[Y]$ $AC \leftarrow x * y$

I₃: Add z; $AC \leftarrow AC + M[Z]$ $AC \leftarrow [x * y] + z$

3 Machine Instructions using AC-CPU.

Q3 $x = (A+B) * (C+D)$ A, B, C, D and x are variables in the memory.

(i) How many machine instructions required to execute using AC-CPU? $\rightarrow 7$

(ii) How many Spill (Memory Spills) are required? $\rightarrow 1$

Ans I₁: Load A; $AC \leftarrow M[A]$

I₂: Add B; $AC \leftarrow AC + M[B]$

I₃: Store T; $M[T] \leftarrow AC$

$$M[T] = (A+B)$$

I₄: Load C; $AC \leftarrow M[C]$

$$(Memory\ Spill = 1)$$

I₅: Add D; $AC \leftarrow AC + M[D]$

I₆: Store T; $AC \leftarrow AC + M[T]$

I₇: Store X; $M[X] \leftarrow AC$

$\rightarrow 7$ m/c Instructions using AC-CPU

General Register Organization:

Based on the number of registers (Register file size) supported by the processor this architecture is divided into two types:

① Register-Memory Reference (Reg-Memory CPU)


② Register-Register Reference (Reg-Reg CPU)

1. Register - Memory Reference: This architecture supports less number of registers so register file size is small.

Compatible format:

Opcode	AF ₁	AF ₂
--------	-----------------	-----------------

	Destination	Source 1	Source 2
ALU Operation	Reg(s)	Reg	Reg/Memory
Data Transfer Operation	Reg Memory	Memo Reg	Reg Reg
			Mov



eg: Q1: Using Register memory reference: How many m/c instructions are required?

I₁: Mov r0 A; r0 ← M[A]

I₂: Add r0 B; r0 ← r0 + M[B]

2 Machine Instructions (using Register Memory Reference).

eg: (x+y)+z; using Register-Memory reference (CPU)?

I₁: Mov r0 x; r0 ← M[x]

I₂: Add r0 y; r0 ← r0 + M[y]

I₃: Add r0 z; r0 ← r0 + M[z]

3 Machine Instructions

eg: $y = (A+B) * (C+D)$. - A, B, C, D, E are variable in memory, then how many machine instructions are required using Reg-Memory reference?

I_1 : $\text{Mov } r_0 \text{ to } A;$

I_2 : $\text{Add } r_0 \text{ to } B;$

I_3 : $\text{Mov } r_1 \text{ to } C;$

I_4 : $\text{Add } r_1 \text{ to } D;$

I_5 : $\text{Mul } r_0 \text{ to } r_1;$

I_6 : $\text{Mov } r_1 \text{ to } r_0;$

6 m/c Instructions using Reg-Memory reference

② Register-Register Reference: This architecture: Suppose more number of registers.


Compatible Format:

Opcode	A_{F1}	A_{F2}	A_{F3}
--------	----------	----------	----------

 Destination \rightarrow Source \rightarrow Source 2

All Operation \rightarrow Reg \rightarrow Reg \rightarrow Reg

* In this organisation All Operands always required in registers.



eg: $(A+B)$ using Reg-Reg reference Cpu?

I_1 : $\text{LOAD } r_0 \text{ to } A; r_0 \leftarrow M[A]$

I_2 : $\text{LOAD } r_1 \text{ to } B; r_1 \leftarrow M[B]$

I_3 : $\text{Add } r_0 \text{ to } r_1 \text{ to } r_2; r_2 \leftarrow r_0 + r_1$

3 Machine Instructions using Reg-Reg Reference.

eg:-

$(x^4y) + z$ Using reg-reg reference?

I₁ : LOAD r₀ X;

I₂ : LOAD r₁ Y;

I₃ : MUL r₂ r₀ r₁;

I₄ : LOAD r₃ Z;

I₅ : ADD r₄ r₂ r₃;

5 m/c Instructions using Reg-Reg reference.

eg:-

$x = (A \cdot B) + (C \cdot D)$ where A, B, C, D and x are immediate in memory
How many machine instructions are required using Reg-Reg CPU?

I₁ : LOAD r₀ A;

I₂ : LOAD r₁ B;

I₃ : MUL r₂ r₀ r₁;

I₄ : LOAD r₃ C;

I₅ : LOAD r₄ D;

I₆ : ADD r₅ r₂ r₄;

I₇ : MUL r₆ r₃ r₅;

I₈ : ADD r₇ r₆ r₅;


+ How many minimum no. of registers required?

3 Minimum Reg required.

</

Expand Opcode Technique:

Expand opcode length is required in the fixed length instruction supported CPU design to implement the various instructions with different formulae (formats).



Variable Length Instruction Supported CPU Design

Opcode = 8 bit

Address field = 8 bit (i) 1 Address Instruction Design:

Opcode	Address	= 16 bit
8bit	8bit	

(ii) 0 Address Instruction Design:

Opcode	= 8 bit, (No need of expand Opcode technique)
8bit	

Fixed Length Instructions Only Supported CPU Design

Opcode = 8 bit

A.F = 8 bit.

(i) 1 Address Instruction Design:

Opcode	Address	= 16 bit
8bit	8bit	

(ii) 0 Address Instruction Design:

Opcode	= 16 bit, (Here Expand Opcode technique required)
16 bit	

Expand Opcode Technique: We start from primitive instruction.

Primitive Instructions (lower bit in Opcode)

Derived Instructions (higher opcode bits)

Further derived instruction (highest opcode bits).

- ①
- ②
- ③

Expand Opcode Technique:

Step 1: Identify the primitive instruction in the CPU.

Step 2: Calculate the total number of possible operation.

Step 3: Identify the free opcode after allocating the existing instruction.

Step 4: Calculate the number of derived instruction possible by multiply

$$\boxed{\text{Free Opcode} \times 2}$$


Increment bit in opcode

Q1. Consider a processor which support 6 bit instruction and 4 bit address field. If there exist 2 primitive instruction then how many 0 address instruction can be formulated?

Ans

$$\text{Instruction Length} = 6 \text{ bit}$$

$$AF = 4 \text{ bit}$$



Step 1:

Primitive Inst.

Derived Inst.

Step 2: Total no. of operations/instruction in IAF = $2^2 = 4$

Step 3: Number of free opcode after allocating IAF = $4 - 2 = 2$ Free

Step 4: Total # operation in OAF = $\text{Free Opcode} \times 2$
 $= 2 \times 2^{c-2}$
 $= \underline{\underline{32}}$

Q2.

Consider a processor which contains 8 bit word and 256 word memory. It supports 3 word instruction. If there exist 24 2-address instructions and 256 1-address instruction then how many 0 address instruction can be formulated?



Ans

$$1 \text{ Word} = 8 \text{ bit} = 1 \text{ Byte}$$

$$\text{Memory} = 256 \text{ word} = 256 \times 1 \text{ Byte} = 256 \text{ Byte}$$

Memory = 16 bits Register (16 bits) \rightarrow 16 bits

Instruction Set = 8 words \rightarrow 8x 16 bits = 128 bits



Preliminary Inst.

Reduced Inst.

Further Reduced Inst.

(I) Preliminary:

Total no. of operations in 2AF (prime inst.) = $2^8 = 256$ Oper. instr.

$$\text{Given } 2AF/2AF = 254$$

Free Op code after allocating 2AF = $256 - 254 = 2$

(II) Reduced:

Total #. operations = Free op code $\times 2$

$$\text{In 1 AF} = 2^7 \cdot 2^{16-8}$$

$$= 512 \text{ Operations}$$

$$\text{Given 1AF (AF)} = 256$$

Free Op code after allocating 1AF = $512 - 256 = 256$

(III) Further Reduced:

Total #. operations = Free op code $\times 2$

$$\text{in 0AF} = 256 \times 2^{20-16}$$

$$= 256 \times 2^4$$

$$= 2^8 \text{ or } 64K$$

Increment bit in op code

Consider a processor with 16 bit instructions. Processor has 15 registers and supports 2 address instruction and 1 address modification. If processor supports 256 1 address instruction then number of 2 address instruction are.

1. Register \rightarrow Reg no. = 4 bits, Instruction size = 16 bits.



Primitive: Total no. of operation in 2AF = 2^8

Assume 2AI/2NF Instructions/Operation = x

Free Opcode after allocating 2AI = $[2^8 - x]$

Operation in

Increment bit in Opcode

$$1AF/1AI = \text{Free Opcode} \times 2$$

$$= (2^8 - x) \times 2^{12-8}$$

$$2^8 = (2^8 - x) \times 2^4 \Rightarrow 2^8 / 2^4 = 2^8 - x$$


$$16 = 256 - x$$

$$x = 256 - 16 \Rightarrow \underline{\underline{240}}$$

Q4. A processor has 64 registers and uses 16-bit instruction format.

It has two types of instructions: I-type and R-type. Each I-type instruction contains an Opcode, a register name, and a 4-bit immediate value. Each R-type instruction contains an Opcode and two register names. If there are 8 distinct I-type OpCodes, then the maximum number of distinct R-type OpCodes is 14.

Ans 64 Register \Rightarrow Reg AF = 6 bit. Instruction Size = 16 bit



$$16 - (6+4) = \underline{\underline{6 \text{ bit}}}$$

$$16 - (6+6) = \underline{\underline{4 \text{ bit}}}$$

Total #. Operations in R-type = 2^4

Assume R-type instructions = x

Number of Free Opcode after allocating R-type = $2^4 - x$

$$\# \text{ operations in I-type} = (2^4 - x) \times 2^{6-4} \Rightarrow 8 = (2^4 - x) \times 2^2$$

$=$

$$8 = (2^4 - x) \times 4 \Rightarrow x = 16 - 8 \Rightarrow \underline{\underline{14}}$$

Q5

A processor has 16 integer (I₀, I₁, ..., I₁₅) and 64 floating point registers (F₀, F₁, ..., F₆₃). It uses a 2 Byte instruction format. There are four categories of instructions: Type-1, Type-2, etc. 44.

- Type-1 Category consist of 4 instructions, each with three Integer Operands (3R) Type-2 Category consist of eight instructions, each with two Floating Point register Operands (2P). Type-3 Category consist of fourteen instructions, each with one Integer Operand and one Floating point register Operand (1RF + 1IF). Type-4 Category consists of N-instructions, each with a floating point register Operand (FR). The maximum value of N is _____

Ans

16 Registers \Rightarrow DR Registers = 4 bit

64 Floating registers : FR = 6 bit

Instructions = 2 Byte = $2 \times 8 = 16$ bit

Type 1:			
Primitive:			
OP	I ₀	I ₁	I ₂

Type 2:

Primitive:

Type 2:		
Primitive:		
OP	FR	FR

$$\text{Total \# operations} = 2^4 = 16$$

$$\text{Free in Type 1} = 16 - 4 = 12,$$

$$\text{Total \# Operations} = 12 \times 2^{4-4}$$

$$= 12$$

Given = 8

$$\text{Free} = 12 - 8 = 4$$

Type 3:			
Primitive:			
OP	I ₀	I ₁	I ₂

$$\#\text{Operations} = 4 \times 2^{6-4}$$

$$= 4 \times 2^2 = 16$$

Given = 14

$$\text{Free} = 16 - 14 = 02$$

Type 4: Further Defined:

Type 4:	
OP	FR

10 bits

6

$$\#\text{Operations} = 2 \times 2^{10-6} = 2 \times 2^4$$

$$= 32$$

Q6

Consider a processor units 11 DR instructions. The size of address fields is 4 bits. The computer uses Expanding Operands technique and there 's' dual (2) address instructions and '32' one (1) address

instruction. Then the number of zero address instruction it can support is _____.

Ans



Derived

Further Derived

$$2^n = 5 \times 2^4 \times 2^4 + 32 \times 2^4 + 'x'$$


$$2^n = 5 \times 2^8 + 2^9 + 'x'$$

$$2^n = 2^8 (5+1) + 'x'$$

$$x = \underline{\underline{256}}$$

Q7. Consider a 16 bit hypothetical processor which supports 1 word long instruction. Processor has 30 registers and 4KB of memory size. If there exists '11' 2 address register reference instruction and '10' 1 address memory reference instruction. Then how many '0' address instructions can be formulated/Supported?

Ans



Derived.

Primitive

Further Derived.

Primitive: Total # Operations = $2^4 = 16$

Given, memory reference = 10

$$\text{Free} = 16 - 10 = 6$$

Derived:

$$\text{Total # operations} = 6 \times 2^{6-4} = 6 \times 2^4 = 24$$

Given = 11


$$\text{Free Opcode} = 24 - 11 = 13$$

$$ONF = 13 \times 2^{6-6}$$

$$= 13 \times 2^0 = 13$$

Q.S. Consider a processor which supports 6 bit-instructions and 4 bit address field. If there exist 2 one address instructions then how many 0 address instructions can be formulated?

Ans.



$$\begin{aligned} \# \text{Operations in } \text{IAF/1AF} &= 2^2 = 4 & \text{Total # operations in OAI} \\ \text{Given } 1\text{-AF} &= 2 & = 2^{6-2} \\ \text{Free} &= 4 - 2 = 2 & = 2 \times 2^4 = \underline{\underline{32}} \end{aligned}$$

Addressing Modes

* Addressing is a technique used to calculate the effective address (EA)

Or

* Addressing mode shows the way where the required object is present.


Or

* Addressing mode shows the way how to get operand.

* Effective Address [EA] is the actual address of the object.


* Object may be instruction or data

* The output of addressing mode is effective address



When Am?

Fetch Cycle: Memory to CPU [Re]



Fetch Cycle:

TR [Opcode] mode AF

Execute Cycle

Decodes

→ Decode

OAC: Operator Address Calculation

→ Execute

OF: Operand Fetch

DP/RS: Data processing & result storage

Why -Am?

Opcode | Address

→ Register (Direct or Indirect)

→ Memory (Direct or Indirect)

→ Constant (Value)

Opcode | mode Field | AF

* Mode Field helps you to
get Operand.

→ Immediate Constant

→ Register (Direct/Indirect)

→ Memory (Direct/Indirect)

Addressing Modes: Addressing mode shows the way where the required object is present or location of required object.

① Data Centric -Am (Sequential Control Flow Am)

→ Focus on 'Data'

② Instruction Centric -Am (Transfer of Control Flow Am)

→ Focus on 'Instruction'

- * Am in the instruction is implemented using the help of 'mode field'.
- * In the Computer, data is present in either register or memory. Based on that there are various type of addressing mode.

1. Immediate Am
2. Direct / Absolute Am
3. Memory Indirect Am
4. Register Direct Am
5. Register Indirect Am
6. PC- Relocation Am.

7. Base Register Am.
8. Indexed Register Am
9. Implied / Implicit Am.
10. Auto Decrement Am
11. Auto Increment Am
- 12.

Symbols of Am.

- I or # → Immediate Am
- [] → Direct Am
- [()] or @ → Indirect Am
- Reg name → Register Am
- Index Reg Name → Indexed Reg. Am

① Immediate Am: In this Addressing mode Operand are present in the address field of the instruction or To this Am operand are present in the instruction itself.



* Immediate Am are used to access the Constant 'Data' and initialise the register with constant value.

Immediate Am has some limitations:

- * Immediate Am can never be used as a destination address. It can be used only as source address, because destination must be required storage and constant does not have any storage.


e.g. ADDI R1, \$100
R1 ← R1 + 100

e.g. ADDI \$100 R1
\$100 ← \$100 + R1


- * The range of constant is limited by address field.

In 16-bit Immediate field Unsigned range = 0 to $2^{16}-1$
Signed range = -2^{15} to $+2^{15}-1$.

② Memory Direct or Absolute Am: In this addressing mode operand are present in the memory and address field of the instruction contains the effective address.



③ Memory Indirect Am: In this Am operand are present in the memory, effective address is also present in memory, instruction contain address of effective address.



④ Register Direct Am: This Am is similar to memory direct Am but in this Am Operand are present in the registers instead of memory.


Or

In this Am Operand are present in the register that register address (register name) maintained in the address field of the instruction.

- * 1 Register reference required for read/write data.

(5)

Register Indirect-Adm: In this -Adm Operand are present in the memory and effective address is stored in register.



Q. Why register/ indirect-Adm used instead of memory indirect-Adm?

Ans.

- * To shorten the instruction length (size)

- * Accessing the register is very fast compared to memory.

e.g.: If memory = 16 GB then memory AF = 34 bit thus instruction size large but in the processor we have 32 or 64 register so we need 5 or 6 bit respectively.

So instruction size reduced and faster access.

Displacement Adm.

⑥ Pc Relative Adm.

$$\text{EA} = \text{Current PC value} + \text{A.P. offset}$$

or

$$\text{EA} = \text{Current PC value} + \text{Relative Value}$$

⑦ Base Register Adm.

$$\text{EA} = \text{Base Register Value} + \text{AF (Offset)}$$

⑧ Index Register Adm.

$$\text{EA} = \text{Index reg value} + \text{Offset (AF)}$$

↓
Array implementation

Index-Am \rightarrow (Array implementations)

$$En = \text{Index Reg value} + Af (\text{Offset})$$

- * 1 Register reference for index register value
- * 1 Arithmetic (ALU) reference for En Calculation
- * 1 memory reference for read/write data.

Q. 10


Auto Decrement and Increment Am: This Am is similar to register indirect in which register value decrement or increment.

Decrement: Pre-decrement (First decrement the value (in register) then access the data)

Increment: post increment (first access the value/data then increment in register value)

11

Implied / Implicit-Am: In this Am Operand (Data info) are present in the opcode itself



* Stack based organisation
Used in implicit/implied Am

Note: Constant \rightarrow Immediate-Am

Variable \rightarrow Direct Am

Pointer \rightarrow Indirect-Am

Array \rightarrow Index-Am

Reallocation \rightarrow Base Reg Am

Q. 1. To which of the following addressing modes, Operand is NOT a part of the instruction?

Ane Direct

Indirect

Register

Eight addressing modes for the load instructions:

Mode	Assembly Convention	Register Transfer
Direct address	LD ADR	$AC \leftarrow M[ADR]$
Indirect address	LD @ADR	$AC \leftarrow M[M[ADR]]$
Relative address	LD R+ADR	$AC \leftarrow M[PC + ADR]$
Immediate operand	LD # NBR	$AC \leftarrow NBR$
Index addressing	LD ADR(X)	$AC \leftarrow M[ADR + X_R]$
Register	LD R ₁	$AC \leftarrow R_1$
Register indirect	LD(R ₁)	$AC \leftarrow M[R_1]$
Two increment.	LD(R ₁) +	$AC \leftarrow M[R_1] \quad R_1 \leftarrow R_1 + 1$

Q2. Consider a 16 bit hypothetical processor which supports 1 address instruction design using various addressing modes. It contains 8 bit opcode. It supports 1 word instruction stored in the memory with a starting address of 745. Register R₁ contains 111 memory content of [222] is 155. Which of the following is/are correct about effective address of various addressing mode (Am)?

- I In the immediate Am effective Address is 745
- II In the immediate Am effective Address is 746
- III In the memory indirect Am effective address is 155
- IV In the index Am effective address is 333 (real index register).

Ans

16 bit processor

Instruction Size = 1 word = 16 bits

Register R₁ = 111

Immediate Am: EA = 746


Memory indirect

EA = 155

Index Am

EA = Index Reg + AF

$$= 111 + 222 = 333$$



745	Opcode
746	AF = 222
Pc: 741	New Base
222	155

Q3. Match the following pairs:

- x. Indirect addressing
- y. Immediate addressing
- z. Auto increment addressing

- 1. Loops
- 2. Pointers
- 3. Constants

Q4. If we use internal data forwarding to speed up the performance of a CPU (R_1, R_2 and R_3 are registers and $M[100]$ is a memory reference), then the sequence of operations.

$$R_1 \rightarrow M[100]$$

$$M[100] \rightarrow R_2$$

$$M[100] \rightarrow R_3 \quad \text{Can be replaced by}$$

Anc $R_1 \rightarrow R_2$

R_2, R_3 and $M[100]$ correct update by R_1 .

$$R_1 \rightarrow R_3$$

Content

$$R_1 \rightarrow M[100]$$

Q5. Match the following:

A. $A[I] = B[J];$

1. Indirect addressing

B. $\text{cube}[^A+^I];$

2. Indexed addressing

C. $\text{int temp} = ^A;$

3. Auto increment.

Q6. The memory locations 1000, 1001, and 1020 have data values 18, 1 and 16 respectively before the following program is executed.

MOV	R_{c1}	Move immediate
LOAD	$R_d, 1000(R_s)$	Load from memory
ADD I	$R_d, 1000$	Add immediate
STORE I	$0(R_d), 20$	Store immediate

Anc

$$Mov[1000] = 18$$

$$Mov[1001] = 1$$

$$Mov[1020] = 16$$

$$I_1 = Mov R_c1$$

$$R_s = I$$

$$I_2: \text{Load } R_d, 1000(R_s)$$

$$R_d \leftarrow M[1000 + R_s]$$

$$R_d \leftarrow M[1000 + 1]$$

$$R_d = 1$$

$$I_3: \text{add } R_d, 1000$$

$$R_d \leftarrow R_d + 1000$$

$$R_d = 1001$$

$I_4 = \text{Store}, 0(\text{rd}), 20$

$m[0+rd] \leftarrow 20$

$m[1001] \leftarrow 20$

∴ Memory location 1001 has value 20

Q7 The absolute addressing mode:

Ans The address of the Operand is inside the instruction

Q8 A CPU has 24-bit instructions. A program starts at address 300 (in decimal). Which one of the following is a legal program Counter?

Ans 24 bit instruction = 3 Byte

$$300 + 3x = \underline{\underline{600}} \quad \therefore \underline{\underline{600}}$$

$$300x = 3x$$

$$x = \frac{300}{3} = \underline{\underline{100}}$$

Q Why Auto increment, Decrement is used?

Ans When we want to access or perform some operation in multiple locations (assume 100 location) this different instructions are required.

But with the help of auto decrement or auto increment from it is possible with only one instruction we can perform same operation on multiple locations.

Note:

* Index addressing mode: This Am is used to Access Specific (Random) Element of the array.

$A[n] = \text{Starting address} + n \cdot \text{Size of}$
 $\text{(One address)} \quad ! \text{datatype}$

→ Index value

* Index value stored in Index register

* Starting address present in the address field of the instruction

EA = Index Reg Value + IAE

Index Register

① At the Cpu design time one special register made as a index register then in this they implicit access the index value from the index register.

(Wastage of one register because purpose register also.)


- So index register use very less)

② In most of the cases one general purpose register mode (designated) as index register. & mentioned that register name as index register eg: R6 as a index register. We can use that register as general


Index Addressing Mode:

1. Index-AM
2. Index based AM / Base Index AM
3. Base index with displacement AM
4. Index indirect AM
5. Auto indexed AM

① Indexed-AM: Index-AM is used to access the random element of array.



- * 1 Reg reference for index value
- * 1 AM reference for EA & 1 memory-ref for read data.



② Base Index-AM: Sometime Cpu Contain Separate base register and index register to store the base value and index value respectively

eg: 8086 upto

Bx reg \rightarrow Base register

SP/DP : Index register (Source index/Destination index)

MOV BX, #1000

MOV Ax [BX][SI]

MOV SI, #20

$Ax \leftarrow [Bx + SP]$

$Ax \leftarrow M[1000 + 20]$

③ Base Index with displacement:

MOV Ax SD ([BX][SI])

$Ax \leftarrow M[(Bx) + (Si) + SD]$

④ Indirect-Index-AM.

1 Reg ref for index value

1 ALU ref for EA

1 Memory reference for

Read Data

Read/write

