## ☐ Krakenuz / Digital-electronics-1

Code Issues Pull requests Actions Projects Security Insights

ሦ main ▼

#### Digital-electronics-1 / Labs / 05-counter /



**README.md** 

# 1. Preparation tasks

#### **Connection of buttons**

Button	FPGA pin	FPGA package pin
BTNC	IO_L9P_T1_DQS_14	N17
BTNU	IO_L4N_T0_D05_14	M18
BTNL	IO_L12P_T1_MRCC_14	P17
BTNR	IO_L10N_T1_D15_14	M17
BTND	IO_L9N_T1_DQS_D13_14	P18

Time interval	Number of clk periods	Number of clk periods in hex	Number of clk periods in binary
2 ms	200 000	x"3_0d40"	b"0011_0000_1101_0100_0000"
4 ms	400 000	x"6_1a80"	b"0110_0001_1010_1000_0000"
10 ms	1 000 000	x"f_4240"	b"1111_0100_0010_0100_0000"
250 ms	25 000 000	x"17d_7840"	b"0001_0111_1101_0111_1000_0100_0000"

Time interval	Number of clk periods	Number of clk periods in hex	Number of clk periods in binary
500 ms	50 000 000	x"2fa_f080"	b"0010_1111_1010_1111_0000_1000_0000"
1 sec	100 000 000	x"5f5_e100"	b"0101_1111_0101_1110_0001_0000_0000"

### **Bidirectional counter**

#### Process p\_cnt\_up\_down VHDL code

### Reset and stimulus process VHDL code

```
-- Reset generation process

p_reset_gen : process

begin

s_reset <= '0';

wait for 12 ns;

-- Reset activated


s_reset <= '1';

wait for 73 ns;

s_reset <= '0';
```

```
wait;
end process p_reset_gen;
-- Data generation process
p_stimulus : process
begin
    report "Stimulus process started" severity note;
    -- Enable counting
             <= '1';
    s en
    -- Change counter direction
    s_cnt_up <= '1';
   wait for 380 ns;
    s_cnt_up <= '0';
   wait for 220 ns;
    -- Disable counting
           <= '0';
    s_en
    report "Stimulus process finished" severity note;
    wait;
end process p stimulus;
```

#### Simulated time waveforms



### **TOP level**

### VHD code from top.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity top is
   Port ( CLK100MHZ : in STD_LOGIC;
          BTNC : in STD_LOGIC;
          SW : in std_logic_vector(1 - 1 downto 0);
          LED : out std_logic_vector(4 - 1 downto 0);
          CA : out STD LOGIC;
          CB : out STD LOGIC;
          CC : out STD LOGIC;
          CD : out STD LOGIC;
          CE : out STD_LOGIC;
          CF : out STD_LOGIC;
          CG : out STD_LOGIC;
          AN : out std_logic_vector(8 - 1 downto 0));
end top;
______
-- Architecture body for top level
______
architecture Behavioral of top is
   -- Internal clock enable
   signal s en : std logic;
   -- Internal counter
   signal s_cnt : std_logic_vector(4 - 1 downto 0);
begin
   -- Instance (copy) of clock enable entity
   clk_en0 : entity work.clock_enable
       generic map(
           --- WRITE YOUR CODE HERE
           g_MAX => 1000000
       )
       port map(
           --- WRITE YOUR CODE HERE
           clk =  CLK100MHz,
           reset => BTNC,
           ce o => s en
       );
   -- Instance (copy) of cnt up down entity
   bin_cnt0 : entity work.cnt_up_down
       generic map(
           --- WRITE YOUR CODE HERE
           g_CNT_WIDTH =>4
       )
       port map(
```

```
--- WRITE YOUR CODE HERE
            clk =>CLK100MHz,
        reset =>BTNC,
        en_i =>s_en,
        cnt_up_i \Rightarrow SW(0),
        cnt_o =>s_cnt
        );
    -- Display input value on LEDs
    LED(3 downto 0) <= s_cnt;</pre>
    _____
    -- Instance (copy) of hex 7seg entity
    hex2seg : entity work.hex_7seg
        port map(
            hex_i => s_cnt,
            seg_o(6) \Rightarrow CA,
            seg_o(5) \Rightarrow CB,
            seg_o(4) \Rightarrow CC,
            seg_o(3) \Rightarrow CD,
            seg_o(2) \Rightarrow CE,
            seg_o(1) \Rightarrow CF,
            seg_o(0) \Rightarrow CG
        );
    -- Connect one common anode to 3.3V
    AN <= b"1111_1110";
end architecture Behavioral;
```

### Image of top layer

