# Lecture 4 RTL Design with Verilog HDL

## **Outline**

- 4.1 Design Statements in always and initial: if-else, case, for/while/repeat/forever loop
- 4.2 Blocking and Non-Blocking
- 4.3 Asynchronous and Synchronous Reset
- 4.4 Hierarchical Design and Instantiation
- 4.5 RTL Design Rules with Verilog HDL

## **Outline**

- 4.1 Design Statements in always and initial: if-else, case, for/while/repeat/forever loop
- 4.2 Blocking and Non-Blocking
- 4.3 Asynchronous and Synchronous Reset
- 4.4 Hierarchical Design and Instantiation
- 4.5 RTL Design Rules with Verilog HDL

if-else Statement

```
if (expression1) begin
  statement1;
  end else if (expression2) begin
  statement2;
  end else begin //can be omitted if it is assigned to itself
  statement3;
  end
```

- Missing-else Design on a Latch
  - Uses the if-else statement in a level-trigger always block

endmodule

LHS signal ``q" must be declared as reg

 All the signals able to trigger the design circuit must be included in the trigger list

//Ex 1: A Latch Design Using if-else Statement
module example\_latch (input rst, en, a, b,
output reg q

always @(rst, en, a, b) begin
if(~rst) begin
q <= 1'b0;

```
6    q <= 1'b0;
7    end else if(en) begin
8    q <= a&b;
9    end else begin
10    q <= q;
11    end
12   end</pre>
```

## if-else Statement

- Missing-else Design on a Latch
  - A recommended coding style:
    - First, the circuit design is divided into a combinational logic AND using an assign block (line 15) and a sequential latch using an always block (lines 16-23).
    - In addition, a missing-else design is employed in the if-else statement. A missing-else design is very common to describe latches that is highly recommended in this book.

```
//Ex 1: A Latch Design Using if-else Statement
  module example_latch (input
                                      rst, en, a, b,
                          output reg q
  always @(rst, en, a, b) begin
     if(~rst) begin
                                                          //Recommended Design for a Latch
       q <= 1'b0;
                                                          module example_rec_latch (input
                                                                                                rst, en, a, b,
     end else if (en) begin
                                                                                     output reg q
                                                          wire nxt_q = a&b; //combinational AND gate
       q \le a\&b;
                                                          always @(rst, en, nxt_q) begin
   end else begin
9
                                                          if(~rst) begin
       q <= q
                                                              q <= 1, b0;
     end
11
                                                            end else if (en) begin
  end
                                                              q <= nxt_q;
  endmodule
                                                            end //last else (q<=q;) is omitted</pre>
                                                          end
                                                          endmodule
```

#### if-else Statement

- Missing-else Design on a Register
  - Two ``negedge rst" and ``posedge clk", are listed in the sensitivity list
  - A recommended coding style:
    - A combinational logic AND using an assign block (line 15) and a sequential latch using an always block (lines 16-24).
    - A missing-else design is employed.

```
//Ex 2: A Register Design Using if-else Statement
  module example_reg (input
                                  rst, clk, en, a, b,
                       output reg q
  always @(negedge rst, posedge clk) begin
    if(~rst) begin
      q <= 1, b0;
    end else if (en) begin
                                           //Recommended Design for a Register
      q \le a\&b;
                                           module example_rec_reg (input rst, clk, en, a, b,
   end else begin
                                                                    output reg q
                                        17
      q <= q ;
10
                                           wire nxt_q = a&b; //combinational AND gate
     end
11
                                           always @(negedge rst, posedge clk) begin
   end
12
                                             if(~rst) begin
                                        20
   endmodule
                                               q <= 1, b0;
                                             end else if (en) begin
                                               q <= nxt_q;
                                             end //last else (q<=q;) is omitted</pre>
                                           end
```

endmodule

- if-else Statement
  - Using Logic Operators in if-else Statement
    - A recommended design
      - Using a simple nested conditional assignment, the same functions are realized.
      - assign blocks are recommended for combinational circuit and latch designs, due to its simplicity and readability

```
//Ex 3: Using Logic Operators in if-else Statement
  module example_logic_op_ifelse (input [31:0] a,
                                    output reg b);
  always Q(a) begin
     if(~|a) begin
                          // if(a==32,h0)
       b <= 1, b0;
     end else if(&a) begin // if(a==32'hffff_ffff)
       b <= 1'b1:
     end
   end
   endmodule
11
12
   //Recommended Design for EX3
   module example_rec_ex3 (input [31:0] a,
                            output
                                         b):
15
   assign b = ~|a|? 1'b0:
16
                       &a ? 1'b1 : b ;
17
   endmodule
```

## if-else Statement

a, b,

);

- Nested if-else Statement
  - A recommended design
    - A concurrent assign block shown in 16-17.

```
module example_nested_ifelse (input
                                    output reg c
   always @(a,b) begin
     if(a) begin
       if(b) begin
         c <= 1'b1;
       end else begin
         c <= 1, b0;
       end
     end else begin
11
       c <= 1, b0;
     end
   end
14
   endmodule
15
16
   //Recommended Design for EX4
17
   module example_rec_ex4 (input
18
                             output c
19
   assign c = a&b ;
   endmodule
```

//Ex 4: Nested if-else Statement

#### Design Rule - if-else Statement

- It is allowed to omit the last else in an if-else statement. However, designers must keep in mind that omitting the last else in a level-triggered always block will generate latches to sustain the value for the LHS signals, and omitting the last else in an edge-triggered always block will generate registers to preserve the value for the LHS signals.
- Within a level-triggered always block, confine your designs solely to the associated signals and logic. Any designs pertaining to unrelated signals and logic should be segregated into separate level-triggered always blocks or arranged within assign blocks.
- When using edge-triggered always blocks, it is advisable to use them exclusively for describing registers. Combinational circuits, on the other hand, should be defined within other edge-triggered always blocks or in assign blocks.

case Statement

```
case(expression)
tem1 : begin item statement1 end
tem2 : begin item statement2 end
default : begin DEFAULT statement end
endcase
```

A Design on a 4-to-1 Multiplexer Using case-endcase
 Statement

```
1 // Ex1: A Design Example Using case-endcase Statement
2 module example_case1 (input [1:0] a, b, c, sel,
                         output reg [1:0] d);
  always @ (a, b, c, sel) begin
    case (sel)
      2'h0 : d <= a;
      2'h1 : d <= b;
      2'h2 : d <= c;
      default : begin
                  d <= 2,b0;
10
                   $display("Mismatch: sel = 2'h3, X, or Z");
11
                 end
12
     endcase
13
  end
14
  endmodule
```

### 4.1.2 case statement

- case Statement
  - A Design on a 4-to-1 Multiplexer Using case-endcase Statement
    - An equivalent design

```
// Ex1: A Design Example Using case-endcase Statement
   module example_case1 (input
                                 [1:0] a, b, c, sel,
                          output reg [1:0] d);
   always @ (a, b, c, sel) begin
     case (sel)
       2'h0
               : d <= a;
       2'h1 : d <= b;
       2'h2 : d <= c;
      default : begin
                   d <= 2, b0;
10
                    $display("Mismatch: sel = 2'h3, X, or Z");
11
                  end
12
     endcase
13
   end
                                // An Equivalent Design to Ex1
   endmodule
                                module example_case2 (input
                                                               [1:0] a, b, c, sel,
15
                                                               [1:0] d);
                                                       output
                             19
                                assign d = (sel == 2'h0) ? a :
                                               (sel==2'h1) ? b :
                             21
                                                    (sel==2'h2) ? c : 2'h0;
                             22
                                endmodule
```

### 4.1.2 case statement

## case Statement

endmodule

- Missing Default in case-endcase
  - An unwanted latch may be generated.
  - For simulation, the signal ``d" will sustain its previous value when "sel=2"h3" occurs.
  - Missing default is not recommended.

```
//Ex 2: Missing default Causes Unwanted Latch!
module example_case_missing_item (input
                                              [1:0] a, b, c,
                                              [1:0] sel,
                                   input
                                   output reg [1:0] d);
always @ (a, b, c, sel) begin
  case (sel)
    2'h0 : d <= a;
   2'h1 : d <= b;
   2'h2 : d <= c;
  endcase
end
```

#### Design Rule - case-endcase Statement

- Using case-endcase statements is highly recommended over a long ifelse statement in level-triggered always blocks. This approach enhances the clarity and efficiency of the design code, especially when dealing with a large number of listing items.
- It is crucial to ensure that all items in a case endcase statement are completely listed. In cases where a default item is missing, the design may inadvertently generate unwanted latches or registers. This can lead to unintended behavior and potential simulation failures.

#### case Statement

X and Z in case-endcase

```
1 //Ex 3: An Example Using X and Z in case-endcase Statement
2 module example_case1_x_z (input [3:0]
                                          sel);
3 //--- Design Code---//
  always @(sel) begin
  case (sel)
     4'b0000 :
                 $display ("item0 matches");
    4'b0zzz: $\final{\text{display}} ("item1 matches");
  4'b0xxx : $display ("item2 matches");
    4'b1010 : $display ("item3 matches");
                 $display ("nothing matches");
    default :
    endcase
11
  end
12
13
  //--- Testbench ---//
  initial begin
15
  sel = 4'b0000;
                    // Printed log: # item0 matches
16
  #100 sel = 4'b0xxx; // Printed log: # item2 matches
17
  #100 sel = 4'b0zzz; // Printed log: # item1 matches
  #100 sel = 4'b1111;
                        // Printed log: # nothing matches
  end
   endmodule
```

## case Statement

#### X and Z in case-endcase

```
1 //Ex 4: An Example Using X and Z in case-endcase Statement
  module example_case2_x_z (input [1:0] sel);
3 //--- Design Code---//
  always @(sel) begin
    case (sel)
      2'b00: $\display(\"\d ns, sel=\"b, 2'b00 sel\", $\time, sel);
      2'b01: $\display(\"\d ns, sel=\"b, 2'b01 sel\", $\time, sel);
      2'b1x: $\display(\"\d ns, sel=\"b, 2'b1x sel\", $\time, sel);
      2'b1z: $\display(\"\d ns, sel=\"b, 2'b1z sel\", $\time, sel);
      default: $display("%d ns, sel=%b, def sel", $time, sel);
10
    endcase
11
   end
13
   //--- Testbench ---//
   initial begin
                    //Printed log: # 0 ns, sel=00, 2'b00 sel
     sel = 2'b00;
    #10 sel = 2'b01; //Printed log: # 10 ns, sel=01, 2'b01 sel
    #10 sel = 2'b10; //Printed log: # 20 ns, sel=10, def sel
    #10 sel = 2'b1x; //Printed log: # 30 ns, sel=1x, 2'b1x sel
     #10 sel = 2'blz; //Printed log: # 40 ns, sel=1z, 2'blz sel
   end
   endmodule
```

- for/while/repeat/forever loop
  - Verilog HDL supports loop statements in always and initial blocks.

    Design Rule for/while/repeat/forever Loop Statement
    - The loop statement serves as an efficient approach for simulation and testbenches. However, it is generally not recommended in synthesizable designs due to uncertain hardware implementations and performance.
    - To ensure reliable hardware implementation, consider using alternative constructs such as sequential circuits for the iterative control, which are more appropriate for synthesis purposes.
  - for loop
    - 1) initializes a variable that controls the number of loops executed;
    - 2) evaluates an expression that exits when the result is FALSE and executes its statement when the result is TRUE;
    - 3) executes a step assignment to modify the value of the loopcontrol variable.

```
for (Initial assignment; expression; step assignment) begin statement; end
```

- for/while/repeat/forever loop
  - for loop
    - One of the practical applications using a for loop is to refresh a memory block or register array.
    - A register array is declared:
      - The depth of the register array: ``mem[0:15]". Notice that in the bracket it starts with the minimum 0 and ends with the maximum 15 which is different from other declarations
      - The width of each memory cell: ``reg [7:0]".

```
reg [7:0] mem[0:15];
integer i;
initial begin
for (i=0; i<16; i=i+1) begin
mem[i*4+j]) = i*4+j;
sdisplay ("The %d mem cell is initialized
as %h", i, i);
end
end</pre>
```

- for/while/repeat/forever loop
  - while loop
    - Executes a statement until the expression becomes FALSE.
- for/while/repeat/forever loop
  - repeat loop
    - Executes the statement as the fixed number of times.

```
while (expression) begin
statement;
end

integer a;
initial begin
a=0;
while (a<4) begin
#10 a = a + 1;
end
end
end</pre>
```

- for/while/repeat/forever loop
  - repeat loop

forever loop

```
forever begin
statement;
end
```

```
parameter MEM_SIZE = 16;
   reg [3:0] addr;
   reg [7:0] mem[0:MEM_SIZE-1];
4
   initial begin
     addr = 4'h0;
  repeat (MEM_SIZE) begin
       mem [addr] = 8'h0;
      addr = addr + 4'h1;
     end
10
   end
11
1 reg clk;
2 initial begin
 clk = 1'b0;
4 forever begin
      #5 clk = clk;
5
    end
7 end
```

## **Outline**

- 4.1 Design Statements in always and initial: if-else, case, for/while/repeat/forever loop
- 4.2 Blocking and Non-Blocking
- 4.3 Asynchronous and Synchronous Reset
- 4.4 Hierarchical Design and Instantiation
- 4.5 RTL Design Rules with Verilog HDL

- Differences Between Blocking and Non-Blocking
  - Blocking assignment
    - Uses the equals (=) character
    - Used in assign block and initial block
    - Be carried out in sequence.
  - Nonblocking assignment
    - Uses the less-than-equals (<=) character.</li>
    - Used in always block and initial block
    - Be executed in parallel

## 4.2.1 Examples of Blocking Designs

```
1 // An Example of Blocking Design #1
  module example_blk1 (input e, clk, rst,
                       output reg a
  reg b, c, d;
  always @ (posedge clk, negedge rst) begin
    if (~rst) begin
      a = 1'b0; b = 1'b0; c = 1'b0; d = 1'b0;
   end else begin
   a = b:
9
                             17 // Another Example of Blocking Design #2
    b = c;
10
                                module example_blk2 (input e, clk, rst,
  c = d:
11
                                                    output reg a
                                                                         );
                             19
    d = e;
12
                               reg b, c, d;
    end
13
                                always @ (posedge clk, negedge rst) begin
14 end
                                 if (~rst) begin
                             22
15 endmodule
                                   a = 1'b0; b = 1'b0; c = 1'b0; d = 1'b0;
                               end else begin
                                 d = e;
                             c = d;
                                b = c;
                                a = b;
                                 end
                                end
                                endmodule
```

27


29

30


d;

= b;

- 4.2.1 Examples of Blocking Designs
  - Simulation Results of Blocking Designs



(a) Simulation Result of Blocking Design #1



(b) Simulation Result of Blocking Design #2

#### FIGURE 4.2

Simulation Results of Blocking Design.

## 4.2.1 Examples of Blocking Designs

#### Hardware Results

```
1 // An Example of Blocking Design #1
2 module example_blk1 (input e, clk, rst,
                         output reg a
                                                );
4 reg b, c, d;
5 always @ (posedge clk, negedge rst) begin
    if (~rst) begin
      a = 1,b0; b = 1,b0; c = 1,b0; d = 1,b0;
    end else begin
      a = b;
                               // Another Example of Blocking Design #2
      b = c;
                                module example_blk2 (input
                                                                   e, clk, rst,
      c = d;
                                                       output reg a
                                                                                );
                             19
      d = e;
                                reg b, c, d;
                             20
    end
                                always @ (posedge clk, negedge rst) begin
  end
                                  if ("rst) begin
                             22
  endmodule
                                    a = 1'b0; b = 1'b0; c = 1'b0; d = 1'b0;
                             23
                                  end else begin
                             ^{24}
                                    d = e;
                             25
                                    c = d:
                             26
                                    b = c:
                             27
                                                                Reg
                                                                       Reg
                                                                             Reg
                                    a = b;
                             28
                                                                                            Reg
                                  end
                             29
                                end
                             30
                                                    (a) Hardware Results of a 4-Stage Shifter (b) Hardware Results of a Register
                                endmodule
```

FIGURE 4.3
Hardware Results of Blocking Designs

## 4.2.2 Examples of Non-Blocking Designs

```
// Non-Blocking Design on a 4-Stage Shift Register
   module example_nonblk1 (input e, clk, rst,
                              output reg a
   reg b, c, d;
   always @ (posedge clk, negedge rst) begin
     if (~rst) begin
       a \le 1, b0; b \le 1, b0; c \le 1, b0; d
     end else begin
                                                                                      rst
       a <= b:
                                                                Reg
                                                                      Reg
                                                           Reg
      b <= c;
10
       c <= d;
11
       d <= e;
12
                                                (a) Hardware Results of a 4-Stage Shifter (b) Hardware Results of a Register
     end
13
   end
14
   endmodule
15
                                               FIGURE 4.3
16
                                               Hardware Results of Blocking Designs
   // Non-Blocking Design on a Register
17
   module example_nonblk2 (input
                                          e, clk, rst,
18
                              output reg a
19
   always @ (posedge clk, negedge rst) begin
     if (~rst) begin
21
       a <= 1, b0;
22
     end else begin
       a <= e ;
24
     end
   end
26
   endmodule
```

## **Outline**

- 4.1 Design Statements in always and initial: if-else, case, for/while/repeat/forever loop
- 4.2 Blocking and Non-Blocking
- 4.3 Asynchronous and Synchronous Reset
- 4.4 Hierarchical Design and Instantiation
- 4.5 RTL Design Rules with Verilog HDL

## 4.3 Asynchronous and Synchronous Reset in Verilog

- 4.3.1 Asynchronous reset
  - An asynchronous reset activates as soon as the reset signal is asserted.
  - In sensitivity list
- 4.3.2 Synchronous reset
  - A synchronous reset activates on the active clock edge when the reset signal is asserted.
  - Not in sensitivity list


```
// A Design Example of Asynchronous Reset
   module example_async_reset (input d, clk, rst,
                                  output reg q
                                                       );
   always @ (posedge clk, negedge rst) begin
     if (~rst) begin
       q <= 1'b0;
     end else begin
       q \le d;
     end
   end
   end module
11
12
   // A Design Example of Synchronous Reset
   module example_sync_reset (input d, clk, rst,
                                 output reg q
15
   always @ (posedge clk) begin
     if (~rst) begin
17
       q <= 1'b0;
     else begin
         <= d;
20
     end
   end
   endmodule
               a) Asynchronous
                             b) Synchronous
                              Reset Register
                Reset Register
```

#### FIGURE 4.4


## 4.3 Asynchronous and Synchronous Reset in Verilog

Simulation Waveform of Asynchronous and Synchronous

Reset



(a) Simulation Result of Asynchronous Reset



(b) Simulation Result of Synchronous Reset


## FIGURE 4.4 Simulation Results of Asynchronous and Synchronous Reset.

## **Outline**

- 4.1 Design Statements in always and initial: if-else, case, for/while/repeat/forever loop
- 4.2 Blocking and Non-Blocking
- 4.3 Asynchronous and Synchronous Reset
- 4.4 Hierarchical Design and Instantiation
- 4.5 RTL Design Rules with Verilog HDL

## 4.4 Hierarchical Design and Instantiation

- 4.4.1 Verilog Design Example of Hierarchical Design
  - full\_adder
    - u1 half adder
      - XOR
      - AND
    - u2\_half\_adder
      - XOR
      - AND
    - OR gate



#### FIGURE 4.5

Hierarchical Design and Instantiation

```
module half_adder (output sum, c_out,
                     input a, b
2
  // Behavioral model level design:
  // assign {c_out,sum} = a + b;
  assign sum
  assign c_out = a & b;
  endmodule
```

## 4.4 Hierarchical Design and Instantiation

- 4.4.1 Verilog Design **Example of Hierarchical** Design
  - full adder
    - u1 half adder
      - XOR
      - AND
    - u2\_half\_adder
      - XOR
      - AND
    - OR gate

```
Behavioral model level design:
      assign \{c_{out}, sum\} = a + b + c_{in};
   module full_adder (output sum, c_out,
11
                         input a, b, c_in);
12
   wire
                     w1, w2, w3;
13
14
   half_adder u1_half_adder (.sum
15
                                 .c_out(w2)
16
                                        (a )
17
                                 .b
                                        (b)
18
19
   half_adder u2_half_adder
                                        (sum).
                                (.sum
20
                                 .c_out(w3 )
21
                                        (w1),
22
                                        (c_in));
23
^{24}
   assign c_out = w2 | w3;
25
   endmodule
26
```

```
full adder
                                                u2 half adder
                              ul half adder
half adder
                                      sum
                                                        sum
                                                                        sum
                               half adder
                                                 half adder
            ➤ sum
                                      c out
                                                        c out w3
            → c_out c in
                                               w2
                                                                      → c out
```


(a) Submodule Design on Half Adder (b) Top Module Instantiation into a Full Adder

#### FIGURE 4.5

Hierarchical Design and Instantiation

## 4.4 Hierarchical Design and Instantiation

- 4.4.2 Verilog Testbench Example of Instantiation
  - tb\_full\_adder
    - u\_full\_adder
      - u1\_half\_adder
      - u2\_half\_adder
      - OR



#### FIGURE 4.6

Design Instantiation in Testbench

## **Outline**

- 4.1 Design Statements in always and initial: if-else, case, for/while/repeat/forever loop
- 4.2 Blocking and Non-Blocking
- 4.3 Asynchronous and Synchronous Reset
- 4.4 Hierarchical Design and Instantiation
- 4.5 RTL Design Rules with Verilog HDL

## 4.5 RTL Design Rules with Verilog HDL

#### Verilog Design Rules

#### 1. RTL Programming:

- 1) Avoid creating **design loops** within combinational circuits that can lead to unpredictable behavior in hardware.
- 2) Since RTL designs rely on clock-edge-triggered registers, generating half-cycle signals is not feasible.
- 3) Align the bit numbers of signals within signal assignments to avoid bit-mismatching issues.
- 4) In edge-triggered always blocks, include only clock edge and reset edge in the sensitivity list. In level-triggered always blocks, include all signals that can trigger the LHS signals inside the sensitivity list.
- 5) Separate combinational and sequential circuit descriptions into different design blocks, in order to promote clarity in design code and simplify debugging and modifications.
- 6) Avoid using **deep logic** to maintain concise and readable design code.
- 7) Organize your code by grouping functionally related design statements within the same *always* block, and place functionally unrelated statements in separate design blocks.
- 8) For synthesizable RTL designs, avoid unknown statuses for signals and IOs during design and simulation. Initialize all inputs of the design-under-test in the test cases.

## 4.5 RTL Design Rules with Verilog HDL

#### 2. RTL Design:

- 1) Use the **hierarchical structure** to divide complex circuit designs into different levels of submodules, promoting independent design and simulation.
- Implement a global reset for the entire system to enhance system stability and predictability during startup or error conditions.
- Minimize the use of multiple clocks to avoid complexity and clock domain crossing issues.
- 4) For data transfer between different clock domains, use a data buffer or synchronizer to ensure proper synchronization.
- 5) Follow the **register-in register-out** rule for RTL designs to create a clear pipeline between registers and avoid unnecessary timing issues.
- 6) Establish consistent register designs across various scenarios involving low/high valid reset, synchronous/asynchronous reset, and rising/falling clock edge.
- 7) Avoid using the division operator provided by Verilog HDL for both ASIC and FPGA designs. Use arithmetic IP modules instead.

## 4.5 RTL Design Rules with Verilog HDL

#### 3. FPGA Design and Verification:

- For FPGA verification within the ASIC design flow, strive to maximize the resemblance between the FPGA design code and the ASIC design code.
- 2) FPGAs may automatically reset all signals when powered on, which may not apply to ASICs. In ASIC designs, ensure that all signals are reset in the initial stage.

#### 4. Design for Testing and Remediation Circuitry:

- Integrate testing circuits to verify proper circuit functionality.
- Incorporate Build-in-Self-Test (BIST) modules for memory blocks, enabling the identification and containment of errors.
  - Develop remediation circuits to rectify identified errors.

#### 5. Consideration of Timing:

- 1) When developing RTL code, it's crucial to take timing considerations into account. Practical outcomes might be different from RTL simulation results due to timing issues.
- During design specification, identify the anticipated operational clock frequency and the longest critical path.
- Memory: Avoid reading memory before writing to it. Some FPGAs may reset all memory blocks to zeros when powered up.