Lecture 8 FSM-Datapath Design and Bus Communication

Outline

- 8.1 FSM-Datapath and Bus Communication
- 8.2 Bus Communication Mechanisms
- 8.3 Design Example: I2C Write
- 8.4 Design Example: MSBUS Communication

Outline

- 8.1 FSM-Datapath and Bus Communication
- 8.2 Bus Communication Mechanisms
- 8.3 Design Example: I2C Write
- 8.4 Design Example: MSBUS Communication

8.1.1 FSM-Datapath (FSMD) Construction

- Finite State Machine (FSM) and Datapath
 - Timing controller: it typically employs finite state machines (FSMs) or counters to control the timing and behavior of the circuit over different states or clock cycles.
 - Datapath: comprises the functional components responsible for executing the actual computations and data processing tasks
 - For example, the arithmetic unites such as adders, multipliers, audio/image processing modules, bus interfaces for moving data in/out memories, etc. They can be controlled by timing controllers.




FIGURE 8.1 FSMD Design Structure

8.1.1 FSM-Datapath (FSMD) Construction

FSM and Datapath

- Control signals and status signals play a crucial role in facilitating communication between the controller and the datapath.
 - Control signals are responsible for initiating or activating specific components within the datapath.
 - Status signals serve as a means of providing feedback from the datapath to the controller.
- Ready-valid mechanism (referred to as ``rdy-vld'')
- Enable-finish handshaking (referred to as ``en-fi") mechanism.




FIGURE 8.1 FSMD Design Structure

8.1.2 Bus Communications

Terminology:

- `Design modules" encompasses smaller-scale elements, such as the state controller and the datapath.
- ``Hardware devices'' refer to components operating at the system level.
 - Master or slave devices engaged in communication through industrystandard bus protocols such as I2C and UART.

A. Bus Protocols for Design Modules

- In RTL design, bus protocols play a vital role in enabling control and data communication among design modules.
 - For example, ready-valid mechanism, enable-finish handshaking, and request-grant arbitration.

B. Bus Protocols for Hardware Devices

- Bus communications for hardware devices are typically defined in accordance with industry standards, which may be established by organizations such as IEEE, as well as by self-design teams.
- I2C, MSBUS


Outline

- 8.1 FSM-Datapath and Bus Communication
- 8.2 Bus Communication Mechanisms
- 8.3 Design Example: I2C Write
- 8.4 Design Example: MSBUS Communication

8.2.1 Ready-Valid Protocol

Ready-Valid Protocol

- A. Bus Protocol
 - Ready: The data on the input bus is ready-to-use;
 - Valid: The data processing unit specifies valid data output in specific clock cycles.
- B. Design Examples
 - A crucial aspect of RTL design, as data processing and movement are dependent on the availability of data within specific time slots.
 - Typical design example: AMBA AXI Channels







FIGURE 8.3

An Example of Data Movement

8.2.2 Enable-Finish Handshaking

Enable-Finish Handshaking

- A. Bus Protocol
 - Enable: initiate a data processing operation
 - Finish: indicate the completion of the process.
- B. Design Examples
 - A fundamental idea of hardware design, serving to streamline the coordination, control, and status monitoring among interconnected design modules.
 - Typical design example: Multi-core scheduler



(a) Block Diagram and Connection

(b) Timing Diagram and Bus Protocol





FIGURE 8.5

An Example of Multi-Core Scheduling

8.2.3 Request-Grant Arbitration

Request-Grant Arbitration

- A. Bus Protocol
 - Request-grant arbitration is a commonly used method for bus access control in multi-master systems.
- B. Design Examples
 - Plays a crucial role in ensuring fair and efficient bus access in multimaster systems. It helps prevent conflicts and maintains a wellcoordinated operation of the design system.
 - Typical design example : DMA (Direct Memory Access) arbitration



(b) Timing Diagram and Bus Protocol

FIGURE 8.6 Request-Grant Arbitration

Outline

- 8.1 FSM-Datapath and Bus Communication
- 8.2 Bus Communication Mechanisms
- 8.3 Design Example: I2C Write
- 8.4 Design Example: MSBUS Communication

8.3 Design Example: I2C Write

Serial buses

- Serial buses have become ubiquitous in modern applications, ranging from general-purpose micro-controllers and processors to various components like EEPROMs and Flash Controllers.
- There are several serial bus families available, including I2C,
 SPI, SDIO, GPIO, UART, and many more.
- From an IC design perspective, all of these serial buses can be implemented using FSMD designs.

Design Example: I2C Write

- The I2C bus, invented by Philips Semiconductor in 1982, has become a widely adopted de facto serial bus standard for connecting low-speed peripheral ICs to processors.
- Its popularity stems from its hardware efficiency and circuit simplicity.

8.3.1 I2C Bus Protocol

I2C Bus Protocol

- Only two single-bit lines are required: a serial data line (SDA) and a serial clock line (SCL).
- There is no strict baud rate requirement as the I2C master provides the bus clock.
- Serial, 8-bit oriented, bidirectional data transfers can be performed at different speeds including standard-mode (up to 100 kbit/s), fast-mode (up to 400 kbit/s), fast-mode plus (up to 1 Mbit/s), and high-speed mode (up to 3.4 Mbit/s).
- Simple master-slave relationships exist among all I2C devices. Each device connected to the bus can be addressed using a unique device address.

8.3.1.1 START and STOP Conditions

START and STOP Conditions

- All transactions commence with a START (S) signal and conclude with a STOP (P) signal. The generation of START and STOP conditions is exclusively the responsibility of the master controller.
- START: a transition from HIGH to LOW on the SDA line while SCL is HIGH. Once the START condition is established, the bus is considered busy.
- STOP: a transition from LOW to HIGH on the SDA line while SCL is HIGH. After the STOP condition, the bus is considered free again after a certain period of time.
- Repeated START: Similar to a regular START condition, but it occurs before a STOP condition, even when the bus is not idle.





FIGURE 8.7
START and STOP Conditions

3.3.1.2 Data Validity and Byte Format

Data Validity and Byte Format

- Each clock pulse of the SCL bus corresponds to the transfer of one data bit on the SDA line.
- A byte consists of eight bits on the SDA line and can represent various information such as a device address, register address, or data to be written into or read from a slave device.
- The data is transmitted most significant bit (MSB) first and least significant bit (LSB) last. In the example provided, the data byte being transferred is binary 8'b10101010 or hexadecimal 8'haa..
- During the high phase of the clock period, the data on the SDA line must remain stable, as any changes in the data line when the SCL bus is high will be interpreted as control commands such as START or STOP.



8.3.1.3 Acknowledge (ACK) and Not Acknowledge (NACK)

Acknowledge (ACK)

- After each data byte is transferred, the slave must send an ACK
 (Acknowledge) bit to the master. This ACK bit serves as confirmation to
 the master that the data byte was successfully received, and it signals
 that another data byte can be sent.
 - Master: To respond with an ACK bit, the master must release the SDA line, allowing the slave to control the line.
 - Slave: Pulls down the SDA line during the low phase of the ACK/NACK-related clock period (after the last cycle of the data bit 0), ensuring that the SDA line remains stably low during the high phase of the ACK/NACK-related clock period.





FIGURE 8.8 Single-Byte Data Transfer with ACK

8.3.1.3 Acknowledge (ACK) and Not Acknowledge (NACK)

- Not Acknowledge (NACK)
 - If the SDA line remains high during the ACK/NACK-related clock period, this is interpreted as a NACK (Not Acknowledge).
 - The slave device is not ready to communicate with the master and is unable to receive or transmit data.
 - The slave device receives data or commands that it does not understand during the transfer.
 - The slave device reaches a point where it cannot receive any more data bytes.
 - The master device indicates that it has finished reading data and communicates this to the slave through a NACK signal.



8.3.1.4 Write Operations on I2C Bus

Write Operations on I2C Bus

- The master initiates communication by generating a START condition.
- The master transmits a 7-bit device address (A6-A0) with the final bit (R/W bit) set to zero, indicating a write operation. Upon receiving the device address, the slave confirms the transmission by sending an ACK bit.
- The master sends the 8-bit register address (B7-B0) of the specific register it intends to write to. The slave acknowledges the register address by transmitting an ACK bit, signifying its readiness to receive the data.
- The master transmits the actual data (D7-D0) to be written into the register.
 The slave acknowledges the data transmission.
- Upon transmitting all the necessary data, the master concludes the operation by issuing a STOP condition on the bus.




FIGURE 8.10

I2C Write to a Device's Register

8.3.1.5 Read Operations on I2C Bus

Read Operations on I2C Bus

- The master initiates communication by generating a START condition.
- It is important to note that the master should initiate the transmission by sending the device address with the R/W bit set to zero, indicating a write operation firstly. It also includes the register address it wishes to read from. The slave acknowledges both the device address and the register address.
- The master sends a repeated START condition on the bus, followed by the device address with the R/W bit set to one, indicating a read operation. Here, it starts the I2C read operation. The slave acknowledges the read request.




FIGURE 8.11 I2C Read from Device's Register

8.3.1.5 Read Operations on I2C Bus

Read Operations on I2C Bus

- The master releases the SDA line, allowing the slave to transmit data.
 The master continues to provide clock pulses to synchronize the
 transmission. The slave, acting as the slave-transmitter, sends data on
 the SDA line during each SCL pulse. After receiving each byte of data,
 the master sends an ACK signal to the slave, indicating that it is ready
 for more data.
- Once the master has received the desired number of bytes, it sends a NACK signal to the slave, signaling the end of the communication and instructing the slave to release the bus.
- The master concludes the transaction with a STOP condition.




FIGURE 8.11 I2C Read from Device's Register

8.3.2 An FSMD Design Example: I2C Write Operations

- A. Design Requirements for An I2C-Enabled Device
 - The SCL frequency should not exceed 400 KHz as a fast-mode I2C-enabled device.
 - The setup time (rising edge of SCL to falling edge of SDA) and hold time (falling edge of SDA to falling edge of SCL) of the START condition are specified as a minimum of 5 us.
 - The setup time and hold time of the STOP condition are specified as a minimum of 5 us.




FIGURE 8.12 I2C Write and Read Timing Constraints

TABLE 8.1
Timing Requirements from the I2C Device

Symbo	Parameter	Min	Max	Unit
f_SCL	Clock Frequency		400	KHz
Tsu:sta	START Condition Setup Time	5		us
Thd:sta	START Condition Hold Time	5		us
Tsu:sto	STOP Condition Setup Time	5		us
Thd:sto	Hold Condition Hold Time	5		us

8.3.2 An FSMD Design Example: I2C Write **Operations**

B. Design Specifications

I2C Write to a Device's Register

- Firstly, the design module should adhere to the I2C protocol, to initiate the I2C START and STOP conditions and transmit the required data including the device address, register address, and register data.
 - As a results, Figure 8.13 depicts an FSM controller to manage the state transitions including seven states: the initial state (INI), I2C START state (START), device address sending (ID), register address sending (ADDR), data sending (DATA), and the final STOP state (STOP).




FIGURE 8.13 I2C Master Design with FSMD I2C Master -FSMD

tim

FSM

→ SDA

→ SCL

8.3.2 An FSMD Design Example: I2C Write Operations

B. Design Specifications

- Secondly, it is crucial to adhere to the timing requirements specified in Table 8.1, to ensure proper communication with the I2C device.
 - The serial clock (SCL) must not exceed the specified limit of 400 KHz.
 - Assuming that a 50 MHz clock is available, each clock period is 20 ns.
 - 64x20 ns = 1.28 us, which produces an SCL period of 1.28x2 ns = 2.56 us, or 1/2.56 \approx 400 KHz.
 - Setup time and hold time requirements for the START and STOP conditions
 - Each set of four timer units takes approximately 5 microseconds (4x1.28 ≈5 us)
 - A timer is essential for counting half of SCL cycles, which equates to 64x50-MHz cycles, or 1.28 us.

TABLE 8.1
Timing Requirements from the I2C Device

Symbo	Parameter	Min	Max	Unit
f_SCL	Clock Frequency		400	KHz
Tsu:sta	START Condition Setup Time	5		us
Thd:sta	START Condition Hold Time	5		us
Tsu:sto	STOP Condition Setup Time	5		us
Thd:sto	Hold Condition Hold Time	5		us

8.3.3 Datapath Design

Datapath Design

- A. START and STOP Stages
- B. ID, ADDR, and DATA Stages
 - Assuming that the I2C device features a 7-bit unique device ID, represented as 7'b0010001, the device address can be expressed as 8'b00100010 by appending the last digit zero, which represents write operations.
 - After the transmission of the 8-bit device address, register address, and register data, a high-impedance (high-Z) status is employed to release the bus from the I2C master's control. Subsequently, the slave drives the bus with either an ACK or NACK status, indicating the slave's readiness to receive the byte or not.

 Device Address Register Register




FIGURE 8.14
I2C Write Timing Diagram with FSMD

8.3.4 FSM Design

FSM Design

- State Graph
 - The input signals are as follows: the timer signal, denoted as
 ``tim", the counter signal, denoted as ``cnt", and the control
 signals ``rst" (reset) and ``i2c_en" (I2C enable), which govern
 the FSM's operation.




FIGURE 8.15

I2C Write State Graph

8.2.5 I2C Master Design with Verilog HDL

- I2C Master Design with Verilog HDL
 - Counter and Timer




FIGURE 8.16
I2C Write Design Simulation

```
module i2c_master
                       (input
                                     clk
                        input
                                     rst
                        input
                                     i2c_en
                        input [7:0] id
                        input [7:0] addr
                        input [7:0] data
                        inout
                                     sda
                        output reg scl
                                              );
  reg [5:0] cnt
  reg [6:0] tim
   reg [2:0] nxt_state ;
   reg [2:0] cur_state;
13
   // cnt: 0~64, timer unit - 64x50MHz clock is 1.28 us //
   // tim: timing control for scl and sda
   wire [5:0] nxt_cnt = i2c_en ? cnt+6'd1 : cnt;
   always @(posedge clk, negedge rst) begin
     if(~rst) begin
20
       cnt <= 6'd0
21
     end else begin
       cnt <= nxt_cnt;
     end
   end
26
   wire [6:0] nxt_tim = tim==7'd69 & &cnt ? 7'd0:
                                 i2c_en & &cnt ? tim+7'd1 : tim;
^{28}
   always @(posedge clk, negedge rst) begin
     if(~rst) begin
30
       tim <= 7'd0;
     end else begin
32
       tim <= nxt_tim;
33
     end
  end
```

8.2.5 I2C Master Design with Verilog HDL

I2C Master Design with Verilog HDL

– FSM




FIGURE 8.15 I2C Write State Graph

```
----- finite state machine
   parameter INI =3'h0;
   parameter START=3'h1;
   parameter ID
   parameter ADDR =3'h3;
   parameter DATA =3'h4;
   parameter STOP =3'h5;
   always @(posedge clk, negedge rst) begin
     if(~rst) begin
       cur_state <= INI
     end else begin
       cur_state <= nxt_state;
     end
   end
   always @(rst, cur_state, i2c_en, cnt, tim) begin
     if ("rst) begin
       nxt_state <= INI;
     end else begin
       case (cur_state)
         INI : if(i2c_en)
                                          nxt_state <= START;</pre>
         START: if (tim==7'd7 & (&cnt)) nxt_state <= ID
              : if(tim==7'd25 & (&cnt)) nxt_state <= ADDR;
         ADDR : if(tim==7'd43 & (&cnt)) nxt_state <= DATA ;
         DATA : if(tim==7'd61 & (&cnt)) nxt_state <= STOP ;
         STOP : if (tim == 7'd69 & (&cnt)) begin
                   if(i2c_en) begin
                     nxt_state <= START ;</pre>
                   end else begin
                     nxt_state <= INI ;</pre>
69
                   end
70
                 end
71
       endcase
72
     end
   end
```

```
----- sda -----
    reg sda_reg;
    assign sda=(tim>=7'd24 & tim<=7'd25)</pre>
                (tim>=7'd42 & tim<=7'd43)
                (tim>=7'd60 & tim<=7'd61) ? 1'bz : sda_reg;
99
100
    always @(rst, cur_state, tim) begin
101
      if (~rst) begin
102
        sda_reg <= 1'b1;
103
      end else begin
104
        case (cur_state)
105
          INI : sda_reg <= 1'b1;</pre>
106
          START: sda_reg <= (tim>=7'd0 & tim<=7'd3);
107
                 case (tim)
108
                     8, 9 : sda_reg<=id[7];
109
                    10,11 : sda_reg <= id [6];
110
                    12,13 : sda_reg<=id[5];
111
                    14,15 : sda_reg <= id [4];
112
                    16,17 : sda_reg<=id[3];
113
                    18,19 : sda_reg<=id[2];
114
                    20,21 : sda_reg<=id[1];
115
                    22,23 : sda_reg<=id[0];</pre>
116
                 endcase
117
           ADDR: case (tim)
118
                    26,27 : sda_reg<=addr[7];
119
                    28,29 : sda_reg <= addr [6];
120
                    30,31 : sda_reg<=addr[5];
121
                    32,33 : sda_reg<=addr[4];
                    34,35 : sda_reg <= addr [3];
123
                    36,37 : sda_reg <= addr [2];
124
                    38,39 : sda_reg <= addr [1];
125
                    40,41 : sda_reg<=addr[0];
                 endcase
127
          DATA: case (tim)
128
                    44,45 : sda_reg <= data[7];
129
                    46,47 : sda_reg <= data[6];
130
                    48,49 : sda_reg <= data[5];
131
                    50,51 : sda_reg<=data[4];
                    52,53 : sda_reg<=data[3];</pre>
                    54,55 : sda_reg <= data[2];
134
                    56,57 : sda_reg <= data[1];
135
                    58,59 : sda_reg <= data[0];
136
                 endcase
137
           STOP:
                     sda_reg <= (tim>=7'd66 & tim<=7'd69);
138
               default: sda_reg <= 1'b1;
139
        endcase
140
      end
142
   endmodule
```

8.2.5 I2C Master Design with Verilog HDL

- I2C Master Design with Verilog HDL
 - Datapath: SCL and SDA

```
always @(rst, cur_state, tim) begin
     if (~rst) begin
       scl <= 1'b1:
     end else begin
       case (cur_state)
          INI
                         : scl <=1'b1
84
          START
                         : scl <=1'b1
          ID, ADDR, DATA: scl <= tim[0]
                         : scl <=1'b1
          default
                         : scl <=1'b1
       endcase
     end
   end
```




FIGURE 8.14 I2C Write Timing Diagram with FSMD

Outline

- 8.1 FSM-Datapath and Bus Communication
- 8.2 Bus Communication Mechanisms
- 8.3 Design Example: I2C Write
- 8.4 Design Example: MSBUS Communication

8.4.1 MSBUS Protocol

MSBUS Protocol

- MSBUS Architecture
 - The single-master and multi-slave bus is named MSBUS, which primarily enables the CPU master to exert control over these slave devices.
 - Single master: a simple bus architecture where the CPU functions as the master of the SoC Bus.
 - Multiple salves: the other devices connected to the bus.





FIGURE 8.17 MSBUS SoC Architecture

8.4.1 Data Transaction Protocol


MSBUS Protocol

- Data Transaction Protocol
 - A <u>half-duplex</u> bus: it doesn't allow simultaneous execution of write and read operations.
 - SINGLE transfer: serves as a control bus for configuring functional registers using the SINGLE transfer mode.
 - This mode comprises two stages for each data transaction: the command stage and the data stage, each requiring at least one cycle.
 - Shared bus: the bus ``m_addr_wdata" serves as a shared bus, accommodating the write address and write data.



8.4.1.3 Functional Register Access with MSBUS

- Functional Register Access with MSBUS
 - A. Byte-Size MSBUS
 - Addresses: 0x00, 0x01, 0x02, 0x03
 - Corresponding data: 0xa0, 0xa1, 0xa2, 0xa3



Bus width: byte															
00	01	02	03	04	05	06	07	08	09	0a	0b	0c	0d	0e	0f
10	11	12	13	14	15	16	17	18	19	1a	1b	1c	1d	1e	1f
f0	fl	f2	f3	f4	f5	f6	f 7	f8	f9	fa	fb	fc	fd	fe	ff


(b) MSBUS Register Access

FIGURE 8.19

Register File Access with Byte-Sized MSBUS


8.4.1.3 Functional Register Access with MSBUS

- Functional Register Access with MSBUS
 - B. Half-Word-Size MSBUS
 - Bus Alignment: In the case of a half-word-size MSBUS, the addresses transmitted on the bus should align with half-word boundaries. This means that the least-significant bit of the address will be disregarded or set to binary zero during MSBUS transactions.
 - An unusual command scenario in which the CPU sends a memory address of 0x0001. At the hardware level, the bus master will discard the least-significant bit of the bus address and set it to binary zero because the bus size is half-word. Consequently, the address transmitted on the bus will be adjusted to 16'h0.




8.4.2 An FSMD Design Example: MSBUS Master and Slave

- Functional Register Access with MSBUS
 - B. Word-Size MSBUS
 - Bus Alignment: In the case of a word-size MSBUS, the addresses transmitted on the bus should align with word boundaries. This means that the least-significant two bits of the memory address will be disregarded and set to zeros during MSBUS transactions.
 - An abnormal command: where the CPU sends a memory address of 0x00000003. At the hardware level, the bus master will disregard the least-significant two bits of the bus address and set them to binary 2'b00. As a result, the address transmitted on the bus will be corrected to 32'h0.



8.4.2 An FSMD Design Example: MSBUS Master and Slave

- An FSMD Design Example: MSBUS Master and Slave
 - A. Design Structure
 - All essential commands and data are housed in a command file within the MSBUS master. When register access is enabled, the master transmits commands and write data to the slave.
 - The ``cmd_cnt" value spans from decimal zero to seven, incrementing by one between neighboring registers. The corresponding bus addresses range from hexadecimal 32'h00 to 32'h1c, incrementing by 32'h4 due to the word-sized nature of the MSBUS.
 - After each register write, a read operation is executed to confirm the successful write operation.






FIGURE 8.22 MSBUS Master-Slave Design Structure

8.4.2 An FSMD Design Example: MSBUS Master and Slave

An FSMD Design Example: MSBUS Master and Slave

- B. Design Block Diagram
 - The master FSM is responsible for generating control signals (``mwc_f", ``mrc_f", and``mwd_f").
 - The datapath acknowledges the master FSM by issuing a valid signal (``s_vld").
 - The slave FSM generates control signals to signify the write data stage (``swd_f") and the read data stage (``srd_f").
 - The datapath, in response, provides the master enable signal (``m_ce") to the slave FSM, enabling it to carry out the required operations.




FIGURE 8.23 MSBUS Master-Slave FSMD Structure

8.4.3 MSBUS Master Design with Verilog HDL

- MSBUS Master Design with Verilog HDL
 - A. FSM Design of MSBUS Master
 - B. MSBUS Master Design with Verilog HDL




FIGURE 8.24 MSBUS Master State Graph

'define CMD 1C `define WD 1C 32 'h1c

```
32'hf7
define CMD 18
                32'h18
                            define WD_18
                                            32'hf6
define CMD_14
               32'h14
                                            32'hf5
                            `define WD_14
define CMD_10
               32'h10
                            'define WD_10
                                            32'hf4
               32 'hc
define CMD_0C
                            `define WD_0C
                                            32'hf3
define CMD_08
               32'h8
                            `define WD_08
                                            32'hf2
define CMD_04
                32'h4
                            `define WD_04
                                            32'hf1
define CMD 00
               32'h0
                            define WD_00
                                            32'hf0
```

```
---- current state-----
   reg [2:0] cur_state, nxt_state;
   always @(posedge clk, negedge rst) begin
     if (~rst) begin
       cur_state <= INI
     end else begin
       cur_state <= nxt_state;
     end
26
27 end
```

8.4.3 MSBUS Master Design with Verilog HDL

51 //---- output logic-----

53 wire mwc_f = cur_state==WC;

s4 wire mrc_f = cur_state==RC; s5 wire mwd_f = cur_state==WD;

//---- master data path-----

if (~rst) begin

case (cmd_cnt)

m_addr_wdata = 32'h0;

end if (mwc_f | mrc_f) begin

always @(rst, mwc_f, mrc_f, cmd_cnt, mwd_f) begin

- MSBUS Master Design with Verilog HDL
 - A. FSM Design of MSBUS Master
 - B. MSBUS Master Design with Verilog HDL




FIGURE 8.24 MSBUS Master State Graph

```
3'd7 : m_addr_wdata = `CMD_1C;
                                                                       3'd6 : m_addr_wdata = `CMD_18:
                                                                       3'd5 : m_addr_wdata = `CMD_14;
                                                                      3'd4 : m_addr_wdata = `CMD_10;
                                                                       3'd3 : m_addr_wdata = `CMD_0C;
                                                                       3'd2 : m_addr_wdata = `CMD_08;
                                                                       3'd1 : m_addr_wdata = `CMD_04;
                                                                       3'd0 : m_addr_wdata = `CMD_00;
                                                                      default: m_addr_wdata = 32'h0;
   //---- next state----
                                                                     endcase
                                                                   end else if (mwd_f) begin
   always @(rst, cur_state, cmd_en, s_vld) begin
                                                                     case (cmd_cnt)
     if (~rst) begin
                                                                       3'd7 : m_addr_wdata = `WD_1C:
       nxt_state <= INI;
                                                                       3'd6 : m_addr_wdata = `WD_18;
     end else begin
                                                                       3'd5 : m_addr_wdata = `WD_14;
       case (cur_state)
                                                                       3'd4 : m_addr_wdata = `WD_10;
         INI: if(cmd_en) nxt_state <= WC;</pre>
                                                                       3'd3 : m_addr_wdata = `WD_0C;
                          nxt_state <= WD;
                                                                       3'd2 : m_addr_wdata = `WD_08;
         WD: if (s_vld) nxt_state <= RC;</p>
                                                                       3'd1 : m_addr_wdata = `WD_04;
                          nxt_state <= RD;
4.0
                                                                       3'd0 : m_addr_wdata = `WD_00;
         RD: if (s_vld) begin
                                                                       default: m_addr_wdata = 32'h0;
                 if (cmd_en) nxt_state <= WC;</pre>
                                                                     endcase
                             nxt_state <= INI;
                                                                   end
               end
44
         default:
                          nxt_state <= INI;</pre>
                                                                 assign m_ce = mwc_f | mrc_f ;
       endcase
                                                                assign m_wr = mwc_f | ~mrc_f;
     end
                                                             92 endmodule
   end
48
```

8.4.3 MSBUS Slave Design with Verilog HDL

- MSBUS Slave Design with Verilog HDL
 - A. FSM Design of MSBUS Slave
 - B. MSBUS Slave Design with Verilog HDL
 - <u>Big-Endian</u>: the most significant byte of a multi-byte data word is stored at the lowest memory address or transmitted first over the bus. The subsequent bytes are then stored or transmitted in decreasing order of significance.

For example, in a 32-bit word (32'haabbccdd) with address 32'h0, the most significant byte (8'haa) should be stored at address 32'h0, followed by byte 2 (8'hbb) at address 32'h4, byte 1 (8'hcc) at address 32'h8, and the least significant byte (8'hdd) at address 32'hc.

 <u>Little-endian</u>: the least significant byte of a multi-byte data word is stored at the lowest memory address or transmitted first over the bus. The subsequent bytes are then stored or transmitted in increasing order of significance.

For example, in a 32-bit word (32'haabbccdd) with address 32'h0, the least significant byte (8'hdd) would be stored at address 32'h0, followed by byte 1 (8'hcc) at address 32'h4, byte 2 (8'hbb) at address 32'h8, and the most significant byte (8'haa) at address 32'hc.

8.4.3 MSBUS Slave Design with Verilog HDL

- MSBUS Slave Design with Verilog HDL
 - A. FSM Design of MSBUS Slave
 - B. MSBUS Slave Design with Verilog HDL




FIGURE 8.25 MSBUS Slave State Graph

```
`define WD_1C
                                              32'hf7
`define CMD_1C
                32'h1c
                                              32'hf6
`define CMD_18
                 32'h18
                               `define WD_18
define CMD_14
                               `define WD_14
                                              32'hf5
                 32'h14
define CMD_10
                              `define WD_10
                                              32'hf4
                 32'h10
                              `define WD_0C
                                              32'hf3
`define CMD_OC
                 32 'hc
                              `define WD_08
                                              32'hf2
`define CMD_08
                 32'h8
                              'define WD_04
                                              32'hf1
`define CMD_04
                 32'h4
                              `define WD 00
                                              32'hf0
`define CMD_00
                 32'h0
```

```
`include "command.sv"
   module msbus_slave (input
                                        clk
                        input
                                       rst
                        input
                                        cmd_en
                        input
                                        cmd_cnt
                        input
                                       m_ce
                        input
                                       m_wr
                        input
                                       m_addr_wdata
                        output [31:0]
                                       s_rdata
                        output
                                        s_vld
  reg [7:0] func_reg[0:31];
   parameter INI = 3'h0;
   parameter WD = 3'h2;
   parameter RC = 3'h3;
   parameter RD = 3'h4;
       ---- current state-----
   reg [2:0] cur_state, nxt_state;
   always @(posedge clk, negedge rst) begin
     if (~rst) begin
       cur_state <= 0;
     end else begin
       cur_state <= nxt_state;
   end
         --- next state-----
   always Q(*) begin
     if (~rst) begin
       nxt_state <= INI;
     end else begin
       case (cur_state)
         INI: if (cmd_en) begin
                 nxt_state <= WC;
              end else begin
                 nxt_state <= INI;
               end
         WC: if(m_ce)
                          nxt_state <= WD ;
         WD:
                          nxt state <= RC :
              if(m_ce)
                          nxt_state <= RD ;
              if(cmd_en) nxt_state <= WC ;</pre>
47
               else
                          nxt_state <= INI;
       endcase
     end
   end
51
```

```
54 //---- output logic-----
56 wire swd_f = cur_state == WD;
57 wire srd_f = cur_state == RD;
60 //---- slave data path- -----
62 integer i;
always @(rst, swd_f, m_addr_wdata) begin
    if(~rst) begin
      for (i=0; i<32; i=i+1) begin
        func_reg[i] <= 8'h0;
     end else if (swd_f) begin
  `ifdef BIG_ENDIAN
      func_reg[4*cmd_cnt+3] <= m_addr_wdata[7 : 0];
      func_reg[4*cmd_cnt+2] <= m_addr_wdata[15: 8];</pre>
      func_reg[4*cmd_cnt+1] <= m_addr_wdata[23:16];
       func_reg[4*cmd_cnt ] <= m_addr_wdata[31:24];</pre>
  `elsif LITTLE_ENDIAN
       func_reg[4*cmd_cnt+3] <= m_addr_wdata[31:24];
      func_reg[4*cmd_cnt+2] <= m_addr_wdata[23:16];</pre>
       func_reg[4*cmd_cnt+1] <= m_addr_wdata[15: 8];</pre>
      func_reg[4*cmd_cnt ] <= m_addr_wdata[7 : 0];</pre>
   endif
     end
  end
  `ifdef BIG_ENDIAN
84 assign s_rdata = srd_f ? {func_reg[4*cmd_cnt] ,
                             func_reg[4*cmd_cnt+1],
                             func_reg[4*cmd_cnt+2],
                             func_reg[4*cmd_cnt+3]} : 32'h0;
   `elsif LITTLE_ENDIAN
  assign s_rdata = srd_f ? {func_reg[4*cmd_cnt+3],
                             func_reg[4*cmd_cnt+2],
                             func_reg[4*cmd_cnt+1],
                             func_reg[4*cmd_cnt ]} : 32'h0 ;
   endif
                = swd_f | srd_f ;
95 assign s_vld
96 endmodule
```

8.4.3 MSBUS Master Design with Verilog HDL

- MSBUS Master Design with Verilog HDL
 - A. FSM Design of MSBUS Master
 - B. MSBUS Master Design with Verilog HDL

8.4.5 MSBUS Master-Slave Circuit Analysis

MSBUS Master-Slave Circuit Analysis

cur state	nxt_	state	m 6	f	mwd_f	
cur_state	~s_vld	s_vld	mwc_f	mrc_i		
INI	WC	WC	0	0	0	
WC	WD	WD	1	0	0	
WD	WD	RC	0	0	1	
RC	RD	RD	0	1	0	
RD	RD	WC	0	0	0	

cur_state {q2,q1,q0}	nxt_state {q2+,q1+,q0+} ~s_vld s_vld		mwc_f	mrc_f	mwd_f
000	001	001	0	0	0
001	010	010	1	0	0
010	010	011	0	0	1
011	100	100	0	1	0
100	100	001	0	0	0

INI=3'b000, WC=3'b001, WD=3'b010, RC=3'b011, RD=3'b100

(a) State Table of MSBUS Master

(b) Transition Table of MSBUS Master

FIGURE 8.26

MSBUS Master State and Transition Table

our state	nxt_	state	swd_f	srd_f	
cur_state	~m_ce	m_ce	Swu_1		
INI	WC	WC	0	0	
WC	WC	WD	0	0	
WD	RC	RC	1	0	
RC	RC	RD	0	0	
RD	WC	WC	0	1	

cur_state {q2,q1,q0}	nxt_: {q2+,q1		swd_f	srd_f	
{q2,q1,q0}	~m_ce	m_ce			
000	001	001	0	0	
001	001	010	0	0	
010	011	011	1	0	
011	011	100	0	0	
100	001	001	0	1	

(a) State Table of MSBUS Slave

(b) Transition Table of MSBUS Slave




FIGURE 8.28

MSBUS Master-Slave Circuit