

Lab 3: Fetch and Sequencer



-Overview-

The lab involves building the fetch unit and basic sequencer for an RV32I RISC-V core in VHDL, verified through simulation. The unit should fetch and execute all instructions except loads/stores (a load/store unit will be added later). It must use an AXI4 bus manager interface, specifically the Read Address and Read Data channels.

-Design-



Fetch Unit

For this state machine, it's linear in the sense every state just goes to the next state, as long as a condition is reached, else it just stays in that state. In the bottom right, you can see most the signals for the AXI bus are just tied to constants, so the message is always a 1 burst 32 bit INCR type transaction. Both the RREADY and ARVALID are selected based on the current state register. So are the PC_inc, Read_Done, and latch IR which is the last state ACCEPT. The reset for the IR and Current state are tied to be active low reset (hence the top muxes which are just inverters). The address is always going to be hardwired to the PC.



Sequencer Unit

The sequencer is even simpler. It only has one waiting condition and that is waiting on the fetch unit to be done. Once it gets a response, it signals the execute stage, and immediately signals the fetch unit for another instruction.



-Simulation- Fetch Unit by itself

The fetch unit doesn't do anything until it is signaled on the Start_read line for at least one clock cycle.

1420ns: It signals ARVALID to say that the address (0x00000000) is valid

1430ns: The memory unit responds with a ARREADY to signal it is going to take the address on the next clk edge


1440ns: Now the memory unit has the address, it is going to fetch the data, and we are going to wait for RVALID

1460ns: RVALID gets asserted high by the memory unit

1470ns: We respond with a RREADY signals to say that the next clk edge we are going to latch it


1480ns: PC is incremented, IR latches the data (I put data in memory ahead of time), and we go back to IDLE waiting for another start_read. The instruction (Read_Data) is out for the decoder to read.

1490ns-1560ns: Another fetch at address 4.



Fetch Unit plus Sequencer


The sequencer is added here. It signals the start automatically when the fetch is done. Here I am setting the read_address which will be the PC, and when the sequencer get around to calling the Fetch unit, the data from that address is eventually grabbed. Once it executes and signals for the fetch unit, it waits for the fetch unit to be done again.




-Conclusion-

The biggest problem I ran into was that I wasn't giving time in my simulation to properly allow the clk wizard and reset unit to properly set. The reset unit and the clk wizard both take some time to rest on startup, so my fetch and sequencer units were not going out of reset. After I figured it out, I had to give some time for it to go out of reset, my tests worked properly. Overall, actual design of the fetch and sequencer was successful.

-Appendix- Just Fetch Unit Design Overview



Fetch and Sequencer Overview



Fetch VHDL

```

1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4 use work.RISC_V_package.all;
5
6 entity Fetch is
7     generic (
8         -- Users can add generic parameters here
9     );
10    -- User parameters ends
11    C_M_TARGET_SLAVE_BASE_ADDR : std_logic_vector := x"00000000"; -- Base address of targeted slave
12    C_M_AXI_BURST_LEN : integer := 1; -- Burst length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths
13    C_M_AXI_ID_WIDTH : integer := 1; -- Thread ID Width
14    C_M_AXI_ADDR_WIDTH : integer := MEM_ADDR_BITS; -- Width of Address Bus
15    C_M_AXI_DATA_WIDTH : integer := 32; -- Width of Data Bus
16    C_M_AXI_AUSER_WIDTH : integer := 0; -- Width of User Write Address Bus
17    C_M_AXI_ARUSER_WIDTH : integer := 0; -- Width of User Read Address Bus
18    C_M_AXI_WUSER_WIDTH : integer := 0; -- Width of User Write Data Bus
19    C_M_AXI_RUSER_WIDTH : integer := 0; -- Width of User Read Data Bus
20    C_M_AXI_BUSER_WIDTH : integer := 0; -- Width of User Response Bus
21
22    );
23    port (
24        -- Users can add ports here. These are SUGGESTED user ports.
25        Start_read : in std_logic; -- Initiate AXI read transaction
26        Read_address : in std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0); -- address to read from
27        Read_Done : out std_logic; -- Asserts when transaction is complete
28        Read_Data : out std_logic_vector(0 to C_M_AXI_DATA_WIDTH/C_M_AXI_BURST_LEN - 1); -- Data that was read (modify as needed)
29        Error : out std_logic; -- Asserts when ERROR is detected
30        PC_inc : out std_logic;
31    );
32    -- Global AXI ports
33    M_AXI_ACLK : in std_logic; -- Global Clock Signal.
34    M_AXI_ARESETN : in std_logic; -- Global Reset Signal. This Signal is Active Low
35    -- AXI Read Address Channel
36    M_AXI_ARID : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0); -- Master Interface Read Address.
37    M_AXI_ARADDR : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0); -- Read address. This signal indicates the initial address of a read burst transaction.
38    M_AXI_ARLEN : out std_logic_vector(7 downto 0); -- Burst length. The burst length gives the exact number of transfers in a burst
39    M_AXI_ARSIZE : out std_logic_vector(2 downto 0); -- Burst size. This signal indicates the size of each transfer in the burst
40    M_AXI_ARBURST : out std_logic_vector(1 downto 0); -- Burst type. The burst type and the size information, determine how the address for each transfer within the burst
41    M_AXI_ARLOCK : out std_logic; -- Lock type. Provides additional information about the atomic characteristics of the transfer.
42    M_AXI_ARCACHE : out std_logic_vector(3 downto 0); -- Memory type. This signal indicates how transactions are required to progress through a system.
43    M_AXI_ARPROT : out std_logic_vector(2 downto 0); -- Protection type. This signal indicates the privilege and security level of the transaction, and whether the trans
44    M_AXI_ARQOS : out std_logic_vector(3 downto 0); -- Quality of Service, QoS identifier sent for each read transaction
45    M_AXI_ARUSER : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the read address channel.
46    M_AXI_ARVALID : out std_logic; -- Write address valid. This signal indicates that the channel is signaling valid read address and control information
47    M_AXI_ARREADY : in std_logic; -- Read address ready. This signal indicates that the slave is ready to accept an address and associated control signals
48    -- AXI Read Data Channel
49    M_AXI_RID : in std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0); -- Read ID tag. This signal is the identification tag for the read data group of signals generated by the
50    M_AXI_RDATA : in std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0); -- Master Read Data
51    M_AXI_RRESP : in std_logic_vector(1 downto 0); -- Read response. This signal indicates the status of the read transfer
52    M_AXI_RLAST : in std_logic; -- Read last. This signal indicates the last transfer in a read burst
53    M_AXI_RUSER : in std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the read address channel.
54    M_AXI_RVALID : in std_logic; -- Read valid. This signal indicates that the channel is signaling the required read data.
55    M_AXI_RREADY : out std_logic; -- Read ready. This signal indicates that the master can accept the read data and response information.
56 end Fetch;

```

```

58 architecture implementation of Fetch is
59     type state_t is (IDLE, START, WAITING, ACCEPT);
60     signal cur_state, next_state_i, next_state_final : state_t;
61     signal IDLE_next, START_next, WAITING_next, ACCEPT_next : state_t;
62     signal IR, next_IR : std_logic_vector(MEM_ADDR_BITS-1 downto 0);
63     signal IR_en : std_logic;
64 begin
65     -- Instruction register
66     IR <= next_IR when rising_edge(M_AXI_ACLK);
67     next_IR <= (others => '0') when M_AXI_ARESETN = '0' else M_AXI_RDATA when IR_en = '1' else IR;
68
69     -- Read Address Channel
70
71     -- Read Data Channel
72
73     -- constant outputs
74     M_AXI_ARID <= (others => '0');
75     M_AXI_ARADDR <= Read_address;
76     M_AXI_ARLEN <= "00000000";
77     M_AXI_ARSIZE <= "010";
78     M_AXI_ARBURST <= "01";
79     M_AXI_ARLOCK <= '0';
80     M_AXI_ARCACHE <= "0010";
81     M_AXI_ARPROT <= "100";
82     M_AXI_ARQOS <= "0000";
83
84     -- memory
85     cur_state <= next_state_final when rising_edge(M_AXI_ACLK);
86     next_state_final <= IDLE when M_AXI_ARESETN = '0' else next_state_i;
87     -- next state
88     with cur_state select next_state_i <=
89         IDLE_next when IDLE,
90         START_next when START,
91         WAITING_next when WAITING,
92         ACCEPT_next when ACCEPT;
93
94     IDLE_next <= START when Start_read = '1' else IDLE;
95     START_next <= WAITING when M_AXI_ARREADY = '1' else START;
96     WAITING_next <= ACCEPT when M_AXI_RVALID = '1' else WAITING;
97     ACCEPT_next <= IDLE;
98
99     -- internal signals
100     IR_en <= '1' when cur_state = ACCEPT else '0';
101     -- Bus outputs
102     M_AXI_ARVALID <= '1' when cur_state = START else '0';
103     M_AXI_RREADY <= '1' when cur_state = ACCEPT else '0';
104     -- external outputs
105     Read_Done <= '1' when cur_state = ACCEPT else '0';
106     Error <= '1' when M_AXI_RRESP(1) = '1' else '0'; -- both errors have RRESP bit 1 as high
107     PC_inc <= '1' when cur_state = ACCEPT else '0';
108     Read_Data <= IR;
109
110
111
112 end implementation;
113

```

Sequencer VHDL

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4 use work.RISCV_package.all;
5
6 entity Sequencer is
7     Port ( clk, reset : in std_logic;
8           done : in std_logic;
9           start, ex : out std_logic);
10 end Sequencer;
11
12 architecture Behavioral of Sequencer is
13     type state_t is (FETCH1, FETCH2, EXECUTE);
14     signal cur_state, next_state_i, next_state_final : state_t;
15     signal FETCH1_next, FETCH2_next, EXECUTE_next : state_t;
16 begin
17     --memory
18     cur_state <= next_state_final when rising_edge(clk);
19     next_state_final <= FETCH1 when reset = '0' else next_state_i;
20     --next state
21     with cur_state select next_state_i <=
22         FETCH1_next when FETCH1,
23         FETCH2_next when FETCH2,
24         EXECUTE_next when EXECUTE;
25
26     FETCH1_next <= FETCH2;
27     FETCH2_next <= EXECUTE when done = '1' else FETCH2;
28     EXECUTE_next <= FETCH1;
29
30     --outputs
31     start <= '1' when cur_state = FETCH1 else '0';
32     ex <= '1' when cur_state = EXECUTE else '0';
33 end Behavioral;
34
```

Fetch Test Bench

```

1
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.NUMERIC_STD.ALL;
5  use work.RISCV_package.all;
6
7
8  entity Fetch_tb is
9  end Fetch_tb;
10
11  architecture Behavioral of Fetch_tb is
12      signal sys_clock : STD_LOGIC := '1';
13      signal reset_n : STD_LOGIC := '1';
14      signal Start_read : STD_LOGIC := '0';
15      signal Read_address : STD_LOGIC_VECTOR ( 31 downto 0 ) := (others => '0');
16      signal Read_Done : STD_LOGIC := '0';
17      signal Read_Data : STD_LOGIC_VECTOR ( 0 to 31 ) := (others => '0');
18      signal Error : STD_LOGIC := '0';
19      signal PC_inc : std_logic := '0';
20  begin
21      uut: entity work.Whole_system_wrapper (STRUCTURE)
22          port map ( sys_clock => sys_clock,
23                    reset => reset_n,
24                    Start_read => Start_read,
25                    Read_address => Read_address,
26                    Read_Done => Read_Done,
27                    Read_Data => Read_Data,
28                    Error => Error,
29                    PC_inc => PC_inc);
30
31      --clk
32      sys_clock <= not sys_clock after 5 ns;
33
34      test: process
35      begin
36          wait for 10 ns;
37          --reset in beginning
38          reset_n <= '0';
39          wait for 10 ns;
40          reset_n <= '1';
41          wait for 1400ns;
42
43          Read_address <= std_logic_vector(to_unsigned(0, Read_address'length));
44          Start_read <= '1';
45          wait for 20 ns;
46          Start_read <= '0';
47          wait for 50 ns;
48          Read_address <= std_logic_vector(to_unsigned(4, Read_address'length));
49          Start_read <= '1';
50          wait for 20 ns;
51          Start_read <= '0';
52
53
54          wait;
55      end process;
56  end Behavioral;
57

```


Fetch and Sequencer

```

7
8 entity Fetch_plus_Sequencer_tb is
9 end Fetch_plus_Sequencer_tb;
10
11 architecture Behavioral of Fetch_plus_Sequencer_tb is
12     signal sys_clock : STD_LOGIC := '1';
13     signal reset_n : STD_LOGIC := '1';
14     signal execute : STD_LOGIC := '0';
15     signal Read_address : STD_LOGIC_VECTOR ( 31 downto 0 ) := (others => '0');
16     signal Read_Done : STD_LOGIC := '0';
17     signal Read_Data : STD_LOGIC_VECTOR ( 0 to 31 ) := (others => '0');
18     signal Error : STD_LOGIC := '0';
19     signal PC_inc : std_logic := '0';
20 begin
21     uut1: entity work.Fetch_sequencer_wrapper (STRUCTURE)
22         port map ( sys_clock => sys_clock,
23                   reset => reset_n,
24                   ex => execute,
25                   Read_address => Read_address,
26                   Read_Done => Read_Done,
27                   Read_Data => Read_Data,
28                   Error => Error,
29                   PC_inc => PC_inc);
30
31     --clk
32     sys_clock <= not sys_clock after 5 ns;
33
34     test: process
35     begin
36         wait for 10 ns;
37         --reset in beginning
38         reset_n <= '0';
39         wait for 10 ns;
40         reset_n <= '1';
41
42         wait for 1300ns;
43
44         Read_address <= std_logic_vector(to_unsigned(4, Read_address'length));
45         wait for 100 ns;
46         Read_address <= std_logic_vector(to_unsigned(0, Read_address'length));
47
48
49         wait for 20 ns;
50
51         wait;
52     end process;
53 end Behavioral;
54
55

```