Lab 4: Load and Store


-Overview-

In this lab, we will design and integrate a load/store unit into our existing RISC-V CPU. The load/store unit will use an AXI4 bus manager interface to access memory, enabling full support for load and store instructions. We will update the datapath and sequencer so that addresses and data can be sent to and from the load/store unit. Once integrated, our CPU should be able to execute all standard RISC-V instructions except fence and system calls. We will verify our design through simulation, resulting in a fully functional core without exception handling.


-Design-

The load part of the unit is basically just fetch unit with some additional logic for byte and half word loads. I found the memory only fetches 32 bits, so if I want a byte or half word, I have to shift the appropriate bytes into the low byte(s) (handled by "pre_load_data_i" mux). Then with the "load_data_out_i" mux, I can appropriately sign or zero extend.

For store, it has 4 states IDLE, START, WAITING, ACCEPT (state diagram below). To store the right values, I first change the data out to the memory to align the byte(s) being written, so it is aligned to its proper spot on the 32-bit bus. Then I select the appropriate strobe mask depending on if it is a byte or half word and what the last bits of the address are.




Store State Machine




Sequencer Update

The Sequencer was updated to add 2 states for store, 2 states for load, and 1 state to decode if it is a store or load. State machine is below.



Sequencer State Machine

Due: 10/27/2025



-Simulation-


Due: 10/27/2025

This first part of the simulation is setting up the values.

x1 = 0x23456789 (value that going to be used to store/load)

x2 = 0xC0000000 (value that is offset into the RAM section of memory)

x3 is where the loads will be stored



We start by storing our word (0x2345789) into RAM at address 0xC0000010. At each instruction, the following loads are performed. (I'm aligning my labels to the PC value above where the load value is put in the register even though that is the address of the next instruction it makes it easier)

0x14: Sign extended byte load at 0xC0000010. This is just the lower byte of the 32-bit bus, so it is the easy case

0x18: Sign extended byte load at 0xC0000011. Not aligned to the bottom of the 32-bit bus, so it must be shifted into the bottom byte then extended.


0x1C: Sign extended half-word load at 0xC0000010.

0x20: Sign extended word load at 0xC0000010. Simplest case

0x24: Zero extended byte load at 0xC0000010.

0x28: Zero extended half-word load at 0xC0000010.

0x2C: Zero extended half-word load at 0xC0000012. Not aligned to the 32-bit bus so also had to be shifted in, then extended.



To test the stores, the following tests were performed at the following instructions.

Due: 10/27/2025


0x30: Store byte into 0xC0000110. Aligned to the 32-bit bus.

0x34: Store byte into 0xC0000113. Need to move bottom byte of register to top of AXI data bus and assign appropriate strobe byte mask.

0x38: Load word at 0xC0000110 and see 0x89 has been written to both spots of memory.

0x3C: Store half word into 0xC0000210. Align to the 32-bus.

0x40: Load word at 0xC0000210 and see it has been written properly.




-Conclusion-

Due: 10/27/2025


This lab proved to be harder what I thought it would be. It's hard to debug something while you are sending signals into a black box that is the memory and hoping for a signal back. Once I dialed in the value that I needed to send the memory module, then it was smooth sailing from there. I had kind of mangle in the DECODE state into my sequencer to make sure my is_load/is_store values were getting set properly. I could probably optimize that to not waste a clock cycle on every single instruction, but that's a good future improvement.

-Appendix-Overview of Processor

Due: 10/27/2025



Test rig with both ROM and RAM.



Test Code

234560b7; lui x1 #0x23456 78908093; addi x1 x1 #0x789 C0000137; lui x2 #0xC0000 00112823; SW x1, x2, #0x010 01010183; LB x3, x2, #0x010 01110183; LB x3, x2, #0x011 01011183; LH x3, x2, #0x010 01012183; LW x3, x2, #0x010 01014183; LBU x3, x2, #0x010 01015183; LHU x3, x2, #0x010 01215183; LHU x3, x2, #0x012 10110823; SB x1, x2, #0x110 101109a3; SB x1, x2, #0x113 11012183; LB x3, x2, #0x110 20111823; SH x1, x2, #0x210 21012183; LB x3, x2, #0x210

Load Store VHDL

```
OR : std_logic_vector := x"00000000"; -- Base address of targeted slave
: integer := 1; -- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths
: integer := 1; -- Thread ID Width
               C_M_AXI_BURST_LEN
C_M_AXI_ID_WIDTH
                                                                                                                 = MEM_ADDR_BITS; -- Width of Address Bus

= 32; -- Width of Data Bus

= 0; -- Width of User Write Address Bus

= 0; -- Width of User Read Address Bus
               C_M_AXI_ADDR_WIDTH
C_M_AXI_DATA_WIDTH
                                                                             : integer
: integer
               C_M_AXI_AWUSER_WIDTH
C_M_AXI_ARUSER_WIDTH
                                                                                   integer
                                                                                                                 := 0; -- Width of User Write Data Bus
:= 0; -- Width of User Read Data Bus
:= 0 -- Width of User Response Bus
               C_M_AXI_WUSER_WIDTH
C_M_AXI_RUSER_WIDTH
                                                                              : integer
: integer
               C M AXI BUSER WIDTH
              t (
- Users can add ports here. These are SUGGESTED user ports.
start_load, start_store : in std_logic; -- Initiate AXI read transaction
load_store_type : in std_logic_vector(2 downto 0);
address : in std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0); -- address to read from
store_Data : in std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);
-- Assants when transaction is complete.
               load_done, store_done : out std_logic; -- Asserts when transaction is complete
load_data_out : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0); -- Data that was read (modify as needed)
Error : out std_logic; -- Asserts when ERROR is detected
Global AXI ports

M_AXI_ACLK : in std_logic; -- Global Clock Signal.

M_AXI_ARESETN : in std_logic; -- Global Reset Singal. This Signal is Active Low
 AXI Read Address Channel
                                                            : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0); -- Master Interface Read Address.
                                                          : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0); -- Read address. This signal indicates the initial address of a read burst transaction.

: out std_logic_vector(7 downto 0); -- Burst length. The burst length gives the exact number of transfers in a burst

: out std_logic_vector(2 downto 0); -- Burst size. This signal indicates the size of each transfer in the burst

: out std_logic_vector(1 downto 0); -- Burst size. This signal indicates the size of each transfer in the burst

: out std_logic_vector(1 downto 0); -- Burst type. The burst type and the size information, determine how the address for each transfer within the burst
             M_AXI_ARADDR
M_AXI_ARLEN
             M_AXI_ARSIZE
M_AXI_ARBURST
is calculated.
M_AXI_ARLOCK
                                                           : out std_logic; -- Lock type. Provides additional information about the atomic characteristics of the transfer. : out std_logic_vector(3 downto θ); -- Memory type. This signal indicates how transactions are required to progress through a system. : out std_logic_vector(2 downto θ); -- Protection type. This signal indicates the privilege and security level of the transaction, and whether the
              M_AXI_ARCACHE
M_AXI_ARPROT
              transaction is a data access or an instruction access.

M_AXI_ARQOS : out std_logic_vector(3 downto 0); -- Quality of Service, QoS identifier sent for each read transaction
             --M_AXI_ARUSER
M_AXI_ARVALID
                                                          : out std logic vector(c M_AXI_ARUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the read address channel.
: out std_logic; -- Write address valid. This signal indicates that the channel is signaling valid read address and control information
: in std_logic; -- Read address ready. This signal indicates that the slave is ready to accept an address and associated control signals
M_AXI_ARREADY
AXI Read Data Channel
             M_AXI_RID the slave.
                                                            : in std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0); -- Read ID tag. This signal is the identification tag for the read data group of signals generated by
                                                         : in std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0); -- Master Read Data
: in std_logic_vector(1 downto 0); -- Read response. This signal indicates the status of the read transfer
: in std_logic; -- Read last. This signal indicates the last transfer in a read burst
: in std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the read address channel.
: in std_logic; -- Read valid. This signal indicates that the channel is signaling the required read data.
: out std_logic; -- Read ready. This signal indicates that the master can accept the read data and response information.
              M_AXI_RDATA
M_AXI_RRESP
              M_AXI_RLAST
--M_AXI_RUSER
M_AXI_RVALID
M_AXI_RREADY
AXI Write Address Channel
                                                            : out std_logic_vector(c_M_AXI_ADDR_WIDTH-1 downto 0); -- Master Interface Write Address
: out std_logic_vector(7 downto 0); -- Burst length. The burst length gives the exact number of transfers in a burst
: out std_logic_vector(2 downto 0); -- Burst size. This signal indicates the size of each transfer in the burst
: out std_logic_vector(1 downto 0); -- Burst type. The burst type and the size information, determine how the address for each transfer within the burst
              M AXI AWADDR
              M_AXI_AWSIZE
M_AXI_AWBURST
             is calculated.
M_AXI_AWLOCK
M_AXI_AWCACHE
M_AXI_AWPROT
                                                               out std_logic; -- Lock type. Provides additional information about the atomic characteristics of the transfer. out std_logic_vector(3 downto θ); -- Memory type. This signal indicates how transactions are required to progress through a system. out std_logic_vector(2 downto θ); -- Protection type. This signal indicates the privilege and security level of the transaction, and whether the
                                                            data access or an instruction access.

cout std_logic_vector(3 downto 0); -- Quality of Service, QoS identifier sent for each write transaction.

cout std_logic_vector(3 downto 0); -- Quality of Service, QoS identifier sent for each write transaction.

cout std_logic_vector(C_M_AXI_AWUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the write address channel.

cout std_logic; -- Write address valid. This signal indicates that the channel is signaling valid write address and control information.

in std_logic; -- Write address ready. This signal indicates that the slave is ready to accept an address and associated control signals
              transaction is
M_AXI_AWQOS
              --M_AXI_AWUSER
M_AXI_AWVALID
M_AXI_AWREADY
AXI Write Data Cha
              M_AXI_WDATA
M_AXI_WSTRB
                                                               out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0); -- Master Interface Write Data.
out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0); -- Write strobes. This signal indicates which byte lanes hold valid data. There is one write
                                                          : out std_logic_vector(c_M_AXI_DATA_WIDTH/8-1 downto 0); -- write strobes. This signal indicates which byte seach eight bits of the write data bus.
: out std_logic; -- Write last. This signal indicates the last transfer in a write burst.
: out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the write data channel.
: out std_logic; -- Write valid. This signal indicates that valid write data and strobes are available
: in std_logic; -- Write ready. This signal indicates that the slave can accept the write data.
              strobe bit for
M_AXI_WLAST
              --M_AXI_WUSER
M_AXI_WVALID
M_AXI_WREADY
AXI Write Response
                                                           : in std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0); -- Master Interface Write Response.
: in std_logic_vector(1 downto 0); -- Write response. This signal indicates the status of the write transaction.
: in std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the write response channel
: in std_logic; -- Write response valid. This signal indicates that the channel is signaling a valid write response.
: out std_logic -- Response ready. This signal indicates that the master can accept a write response.
               M AXI BRESP
               --M_AXI_BUSER
M_AXI_BVALID
```

```
architecture implementation of Load_Store is
             signal read_cur_state, read_next_state_i, read_next_state_final : state_t;
             signal read_IDLE_next, read_START_next, read_WAITING_next, read_ACCEPT_next : state_t;
             signal store_cur_state, store_next_state_i, store_next_state_final : state_t;
             signal store_IDLE_next, store_START_next, store_WAITING_next, store_ACCEPT_next : state_t;
             signal load_data, next_load_data, pre_load_data : std_logic_vector(MEM_ADDR_BITS-1 downto 0);
             signal load_data_en : std_logic;
signal byte_mask, half_mask : std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);
             --Load data register
             load_data <= next_load_data when rising_edge(M_AXI_ACLK);
next_load_data <= (others => '0' ) when M_AXI_ARESETN = '0' else M_AXI_RDATA when load_data_en = '1' else load_data;
             -- Read Address Channel
             --Read Data Channel
103
             -- constant outputs
104
             M_AXI_ARID <= (others => '0');
             M_AXI_ARADDR <= address;
             M_AXI_ARLEN <= "00000000";
106
             M AXI ARSIZE <= '0' & load store type(1 downto 0);
             M_AXI_ARBURST <= "01";
            M_AXI_ARLOCK <= '0';
M_AXI_ARCACHE <= "0010";
             M_AXI_ARPROT <= "100";
            M AXI ARQOS <= "0000";
             read_cur_state <= read_next_state_final when rising_edge(M_AXI_ACLK);
             read_next_state_final <= IDLE when M_AXI_ARESETN = '0' else read_next_state_i;
             --next state
             with read_cur_state select read_next_state_i <=
                 read_IDLE_next when IDLE,
                 read START next when START,
                 read_WAITING_next when WAITING,
                 read_ACCEPT_next when ACCEPT;
             read_IDLE_next <= START when start_load = '1' else IDLE;
             read_START_next <= WAITING when M_AXI_ARREADY = '1' else START;
read_WAITING_next <= ACCEPT when M_AXI_RVALID = '1' else WAITING;</pre>
             read_ACCEPT_next <= IDLE;
             --internal signals
             Load_data_en <= '1' when read_cur_state = ACCEPT else '0';
             -- Bus outputs
             M_AXI_ARVALID <= '1' when read_cur_state = START else '0';
             M_AXI_RREADY <= '1' when read_cur_state = ACCEPT else '0';
             load done <= '1' when read cur state = ACCEPT else '0';
             --format load_store_out
             with address(1 downto 0) select pre_load_data <=
                (31 downto 8 => '0') & load_data(15 downto 8) when "01",
(31 downto 8 => '0') & load_data(31 downto 24) when "11",
(31 downto 16 => '0') & load_data(31 downto 16) when "10",
141
                load data when others;
             with load_store_type select load_data_out <=
   (31 downto 8 => pre_load_data(7)) & pre_load_data(7 downto 0) when "000",
                 (31 downto 16 => pre_load_data(15)) & pre_load_data(15 downto 0) when "001",
                (31 downto 8 => '0') & pre_load_data(7 downto 0) when "100", (31 downto 16 => '0') & pre_load_data(7 downto 0) when "101", one_load_data when others: --"010"
```

```
-- Write Address Channel
              --Write Data Channel
              --Write Response Channel
              M_AXI_AWID <= (others => '0');
              M_AXI_AWADDR <= address;
M_AXI_AWLEN <= "00000000";
              M_AXI_AWSIZE <= '0' & load_store_type(1 downto 0);
              M_AXI_AWBURST <= "01";
             M_AXI_AWLOCK <= '0';
M_AXI_AWCACHE <= "0010";
M_AXI_AWPROT <= "000";
              M AXI AWQOS <= "0000";
              with address(1 downto 0) select M_AXI_WDATA <=
  (31 downto 16 => '0') & store_data(7 downto 0) & (7 downto 0 => '0') when "01",
  store_data(7 downto 0) & (23 downto 0 =>'0') when "11",
                  store_data(15 downto 0) & (15 downto 0 => '0') when "10",
                  store_data when others;
              with address(1 downto 0) select byte_mask <=
                   "0001" when "00",
"0010" when "01",
                   "0100" when "10",
                   "1000" when others; --"11"
              half_{mask} \leftarrow "0011" when address(0) = '0' else "1100";
              with load_store_type(1 downto 0) select M_AXI_WSTRB <=</pre>
                   byte_mask when "00",
half_mask when "01",
                   "1111" when others;
              M_AXI_WLAST <= '1'; --only 1 burst tranactions so always last
190
              store_cur_state <= store_next_state_final when rising_edge(M_AXI_ACLK);</pre>
              store_next_state_final <= IDLE when M_AXI_ARESETN = '0' else store_next_state_i;
              --next state
                   store_IDLE_next when IDLE,
                   store_START_next when START
                   store WAITING next when WAITING,
                   store_ACCEPT_next when others; --accept
              store_IDLE_next <= START when start_store = '1' else IDLE;</pre>
              store_START_next <= WAITING when M_AXI_AWREADY = '1' else START;
store_WAITING_next <= ACCEPT when M_AXI_WREADY = '1' else WAITING;</pre>
              store_ACCEPT_next <= IDLE when M_AXI_BVALID = '1' else ACCEPT;
              --Bus outputs
              M_AXI_AWVALID <= '1' when store_cur_state = START else '0';
M_AXI_WVALID <= '1' when store_cur_state = WAITING else '0';
              M AXI BREADY <= '1' when store cur state = ACCEPT else '0';
              --external outputs
              store_done <= '1' when store_cur_state = IDLE else '0';
              Error <= '1' when M_AXI_RRESP(1) = '1' or M_AXI_BRESP(1) = '1' else '0'; --both errors have RRESP bit 1 as high
         end implementation;
```

Sequencer VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
use work.RISCV_package.all;
entity Sequencer is
    Port ( clk, reset : in std_logic;
            load_inst, store_inst : in std_logic;
fetch_done, load_done, store_done : in std_logic;
            start_fetch, start_load, start_store, ex : out std_logic);
end Sequencer;
architecture Behavioral of Sequencer is
    type state_t is (FETCH1, FETCH2, DECODE, LOAD1, LOAD2, STORE1, STORE2, EXECUTE);
    signal cur_state, next_state_i, next_state_final : state_t;
    signal FETCH1_next, FETCH2_next, EXECUTE_next : state_t;
    signal DECODE_next, LOAD1_next, LOAD2_next, STORE1_next, STORE2_next : state_t;
signal ctrl : std_logic_vector(1 downto 0);
begin
    cur_state <= next_state_final when rising_edge(clk);</pre>
    next state final <= FETCH1 when reset = '1' else next state i;</pre>
    --next state
    with cur_state select next_state_i <=
       FETCH1_next when FETCH1,
        FETCH2_next when FETCH2,
        DECODE_next when DECODE,
        LOAD1_next when LOAD1,
        LOAD2_next when LOAD2,
        STORE1_next when STORE1,
         STORE2_next when STORE2,
        EXECUTE_next when EXECUTE;
    FETCH1_next <= FETCH2;</pre>
    FETCH2_next <= DECODE when fetch_done = '1' else FETCH2;
    ctrl <= load_inst & store_inst;
    with ctrl select DECODE_next <=
        EXECUTE when "00",
        LOAD1 when "10",
        STORE1 when others;
    LOAD1_next <= LOAD2;
    LOAD2 next <= EXECUTE when load_done = '1' else LOAD2;
    STORE1_next <= STORE2;
    STORE2_next <= FETCH1 when store_done = '1' else STORE2;
    EXECUTE_next <= FETCH1;</pre>
    --outputs moore
    start_fetch <= '1' when cur_state = FETCH1 else '0';
    --outputes mealy
    start_load <= '1' when cur_state = LOAD1 else '0';
start_store <= '1' when cur_state = STORE1 else '0';</pre>
end Behavioral;
```