

Lab 4: Load and Store


-Overview-

In this lab, we will design and integrate a load/store unit into our existing RISC-V CPU. The load/store unit will use an AXI4 bus manager interface to access memory, enabling full support for load and store instructions. We will update the datapath and sequencer so that addresses and data can be sent to and from the load/store unit. Once integrated, our CPU should be able to execute all standard RISC-V instructions except fence and system calls. We will verify our design through simulation, resulting in a fully functional core without exception handling.


-Design-

The load part of the unit is basically just fetch unit with some additional logic for byte and half word loads. I found the memory only fetches 32 bits, so if I want a byte or half word, I have to shift the appropriate bytes into the low byte(s) (handled by “pre_load_data_i” mux). Then with the “load_data_out_i” mux, I can appropriately sign or zero extend.

For store, it has 4 states IDLE, START, WAITING, ACCEPT (state diagram below). To store the right values, I first change the data out to the memory to align the byte(s) being written, so it is aligned to its proper spot on the 32-bit bus. Then I select the appropriate strobe mask depending on if it is a byte or half word and what the last bits of the address are.




Store State Machine




Sequencer Update

The Sequencer was updated to add 2 states for store, 2 states for load, and 1 state to decode if it is a store or load. State machine is below.



Sequencer State Machine




-Simulation-

This first part of the simulation is setting up the values.

x1 = 0x23456789 (value that going to be used to store/load)

x2 = 0xC0000000 (value that is offset into the RAM section of memory)

x3 is where the loads will be stored



We start by storing our word (0x2345789) into RAM at address 0xC0000010. At each instruction, the following loads are performed. (I'm aligning my labels to the PC value above where the load value is put in the register even though that is the address of the next instruction it makes it easier)

0x14: Sign extended byte load at 0xC0000010. This is just the lower byte of the 32-bit bus, so it is the easy case

0x18: Sign extended byte load at 0xC0000011. Not aligned to the bottom of the 32-bit bus, so it must be shifted into the bottom byte then extended.


0x1C: Sign extended half-word load at 0xC0000010.

0x20: Sign extended word load at 0xC0000010. Simplest case

0x24: Zero extended byte load at 0xC0000010.

0x28: Zero extended half-word load at 0xC0000010.

0x2C: Zero extended half-word load at 0xC0000012. Not aligned to the 32-bit bus so also had to be shifted in, then extended.



To test the stores, the following tests were performed at the following instructions.


0x30: Store byte into 0xC0000110. Aligned to the 32-bit bus.

0x34: Store byte into 0xC0000113. Need to move bottom byte of register to top of AXI data bus and assign appropriate strobe byte mask.

0x38: Load word at 0xC0000110 and see 0x89 has been written to both spots of memory.

0x3C: Store half word into 0xC0000210. Align to the 32-bus.


0x40: Load word at 0xC0000210 and see it has been written properly.



-Conclusion-

This lab proved to be harder what I thought it would be. It's hard to debug something while you are sending signals into a black box that is the memory and hoping for a signal back. Once I dialed in the value that I needed to send the memory module, then it was smooth sailing from there. I had kind of mangle in the DECODE state into my sequencer to make sure my is_load/is_store values were getting set properly. I could probably optimize that to not waste a clock cycle on every single instruction, but that's a good future improvement.

Test rig with both ROM and RAM.



Test Code

```

234560b7 ; lui x1 #0x23456
78908093 ; addi x1 x1 #0x789
C0000137 ; lui x2 #0xC0000
00112823 ; SW x1, x2, #0x010
01010183 ; LB x3, x2, #0x010
01110183 ; LB x3, x2, #0x011
01011183 ; LH x3, x2, #0x010
01012183 ; LW x3, x2, #0x010
01014183 ; LBU x3, x2, #0x010
01015183 ; LHU x3, x2, #0x010
01215183 ; LHU x3, x2, #0x012
10110823 ; SB x1, x2, #0x110
101109a3 ; SB x1, x2, #0x113
11012183 ; LB x3, x2, #0x110
20111823 ; SH x1, x2, #0x210
21012183 ; LB x3, x2, #0x210

```

Load Store VHDL

```

6 entity Load_Store is
7   generic (
8     -- User parameters ends
9     C_M_TARGET_SLAVE_BASE_ADDR : std_logic_vector := x"00000000"; -- Base address of targeted slave
10    C_M_AXI_BURST_LEN           : integer := 1; -- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths
11    C_M_AXI_ID_WIDTH            : integer := 1; -- Thread ID Width
12    C_M_AXI_ADDR_WIDTH          : integer := MEM_ADDR_BITS; -- Width of Address Bus
13    C_M_AXI_DATA_WIDTH          : integer := 32; -- Width of Data Bus
14    C_M_AXI_AMUSER_WIDTH        : integer := 0; -- Width of User Write Address Bus
15    C_M_AXI_ARUSER_WIDTH        : integer := 0; -- Width of User Read Address Bus
16    C_M_AXI_WUSER_WIDTH         : integer := 0; -- Width of User Write Data Bus
17    C_M_AXI_RUSER_WIDTH         : integer := 0; -- Width of User Read Data Bus
18    C_M_AXI_BUSER_WIDTH         : integer := 0; -- Width of User Response Bus
19  );
20  port (
21    -- Users can add ports here. These are SUGGESTED user ports.
22    start_load, start_store : in std_logic; -- Initiate AXI read transaction
23    load_store_type : in std_logic_vector(2 downto 0);
24    address : in std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0); -- address to read from
25    store_data : in std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0);
26    load_done, store_done : out std_logic; -- Asserts when transaction is complete
27    load_data_out : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0); -- Data that was read (modify as needed)
28    Error : out std_logic; -- Asserts when ERROR is detected
29    -- User ports ends
30  );
31  -- Global AXI ports
32  M_AXI_ACLK : in std_logic; -- Global Clock Signal.
33  M_AXI_ARESETN : in std_logic; -- Global Reset Singal. This Signal is Active Low
34  -- AXI Read Address Channel
35  M_AXI_ARID : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0); -- Master Interface Read Address.
36  M_AXI_ARADDR : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0); -- Read address. This signal indicates the initial address of a read burst transaction.
37  M_AXI_ARLEN : out std_logic_vector(7 downto 0); -- Burst length. The burst length gives the exact number of transfers in a burst
38  M_AXI_ARSIZE : out std_logic_vector(2 downto 0); -- Burst size. This signal indicates the size of each transfer in the burst
39  M_AXI_ARBURST : out std_logic_vector(1 downto 0); -- Burst type. The burst type and the size information, determine how the address for each transfer within the burst
40  is calculated.
41  M_AXI_ARLOCK : out std_logic; -- Lock type. Provides additional information about the atomic characteristics of the transfer.
42  M_AXI_ARCACHE : out std_logic_vector(3 downto 0); -- Memory type. This signal indicates how transactions are required to progress through a system.
43  M_AXI_ARPROT : out std_logic_vector(2 downto 0); -- Protection type. This signal indicates the privilege and security level of the transaction, and whether the
44  transaction is a data access or an instruction access.
45  M_AXI_ARQOS : out std_logic_vector(3 downto 0); -- Quality of Service, QoS identifier sent for each read transaction
46  --M_AXI_ARUSER : out std_logic_vector(C_M_AXI_ARUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the read address channel.
47  M_AXI_ARVALID : out std_logic; -- Write address valid. This signal indicates that the channel is signaling valid read address and control information
48  M_AXI_ARREADY : in std_logic; -- Read address ready. This signal indicates that the slave is ready to accept an address and associated control signals
49  -- AXI Read Data Channel
50  M_AXI_RID : in std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0); -- Read ID tag. This signal is the identification tag for the read data group of signals generated by
51  the slave.
52  M_AXI_RDATA : in std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0); -- Master Read Data
53  M_AXI_RRESP : in std_logic_vector(1 downto 0); -- Read response. This signal indicates the status of the read transfer
54  M_AXI_RLAST : in std_logic; -- Read last. This signal indicates the last transfer in a read burst
55  --M_AXI_RUSER : in std_logic_vector(C_M_AXI_RUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the read address channel.
56  M_AXI_RVALID : in std_logic; -- Read valid. This signal indicates that the channel is signaling the required read data.
57  M_AXI_RREADY : out std_logic; -- Read ready. This signal indicates that the master can accept the read data and response information.
58  -- AXI Write Address Channel
59  M_AXI_AWID : out std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0); -- Master Interface Write Address ID
60  M_AXI_AWADDR : out std_logic_vector(C_M_AXI_ADDR_WIDTH-1 downto 0); -- Master Interface Write Address
61  M_AXI_AWLEN : out std_logic_vector(7 downto 0); -- Burst length. The burst length gives the exact number of transfers in a burst
62  M_AXI_AWSIZE : out std_logic_vector(2 downto 0); -- Burst size. This signal indicates the size of each transfer in the burst
63  M_AXI_AWBURST : out std_logic_vector(1 downto 0); -- Burst type. The burst type and the size information, determine how the address for each transfer within the burst
64  is calculated.
65  M_AXI_AWLOCK : out std_logic; -- Lock type. Provides additional information about the atomic characteristics of the transfer.
66  M_AXI_AWCACHE : out std_logic_vector(3 downto 0); -- Memory type. This signal indicates how transactions are required to progress through a system.
67  M_AXI_AWPROT : out std_logic_vector(2 downto 0); -- Protection type. This signal indicates the privilege and security level of the transaction, and whether the
68  transaction is a data access or an instruction access.
69  M_AXI_AWQOS : out std_logic_vector(3 downto 0); -- Quality of Service, QoS identifier sent for each write transaction.
70  --M_AXI_AMUSER : out std_logic_vector(C_M_AXI_AMUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the write address channel.
71  M_AXI_AWVALID : out std_logic; -- Write address valid. This signal indicates that the channel is signaling valid write address and control information.
72  M_AXI_AWREADY : in std_logic; -- Write address ready. This signal indicates that the slave is ready to accept an address and associated control signals
73  -- AXI Write Data Channel
74  M_AXI_WDATA : out std_logic_vector(C_M_AXI_DATA_WIDTH-1 downto 0); -- Master Interface Write Data.
75  M_AXI_WSTRB : out std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0); -- Write strobes. This signal indicates which byte lanes hold valid data. There is one write
76  strobe bit for each eight bits of the write data bus.
77  M_AXI_WLAST : out std_logic; -- Write last. This signal indicates the last transfer in a write burst.
78  --M_AXI_WUSER : out std_logic_vector(C_M_AXI_WUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the write data channel.
79  M_AXI_WVALID : out std_logic; -- Write valid. This signal indicates that valid write data and strobes are available
80  M_AXI_WREADY : in std_logic; -- Write ready. This signal indicates that the slave can accept the write data.
81  -- AXI Write Response Channel
82  M_AXI_BID : in std_logic_vector(C_M_AXI_ID_WIDTH-1 downto 0); -- Master Interface Write Response.
83  M_AXI_BRESP : in std_logic_vector(1 downto 0); -- Write response. This signal indicates the status of the write transaction.
84  --M_AXI_BUSER : in std_logic_vector(C_M_AXI_BUSER_WIDTH-1 downto 0); -- Optional User-defined signal in the write response channel
85  M_AXI_BVALID : in std_logic; -- Write response valid. This signal indicates that the channel is signaling a valid write response.
86  M_AXI_BREADY : out std_logic; -- Response ready. This signal indicates that the master can accept a write response.
87  );
88 end Load_Store;

```

```

84 architecture implementation of Load_Store is
85     type state_t is (IDLE, START, WAITING, ACCEPT);
86     signal read_cur_state, read_next_state_i, read_next_state_final : state_t;
87     signal read_IDLE_next, read_START_next, read_WAITING_next, read_ACCEPT_next : state_t;
88     signal store_cur_state, store_next_state_i, store_next_state_final : state_t;
89     signal store_IDLE_next, store_START_next, store_WAITING_next, store_ACCEPT_next : state_t;
90     signal load_data, next_load_data, pre_load_data : std_logic_vector(MEM_ADDR_BITS-1 downto 0);
91     signal load_data_en : std_logic;
92     signal byte_mask, half_mask : std_logic_vector(C_M_AXI_DATA_WIDTH/8-1 downto 0);
93 begin
94     --Load data register
95     load_data <= next_load_data when rising_edge(M_AXI_ACLK);
96     next_load_data <= (others => '0' ) when M_AXI_ARESETN = '0' else M_AXI_RDATA when load_data_en = '1' else load_data;
97     -----
98     -- Read Address Channel
99     -----
100     -----
101     --Read Data Channel
102     -----
103     --constant outputs
104     M_AXI_ARID <= (others => '0');
105     M_AXI_ARADDR <= address;
106     M_AXI_ARLEN <= "00000000";
107     M_AXI_ARSIZE <= '0' & load_store_type(1 downto 0);
108     M_AXI_ARBURST <= "01";
109     M_AXI_ARLOCK <= '0';
110     M_AXI_ARCACHE <= "0010";
111     M_AXI_ARPROT <= "100";
112     M_AXI_ARQOS <= "0000";
113
114
115     --memory
116     read_cur_state <= read_next_state_final when rising_edge(M_AXI_ACLK);
117     read_next_state_final <= IDLE when M_AXI_ARESETN = '0' else read_next_state_i;
118     --next state
119     with read_cur_state select read_next_state_i <=
120         read_IDLE_next when IDLE,
121         read_START_next when START,
122         read_WAITING_next when WAITING,
123         read_ACCEPT_next when ACCEPT;
124
125     read_IDLE_next <= START when start_load = '1' else IDLE;
126     read_START_next <= WAITING when M_AXI_ARREADY = '1' else START;
127     read_WAITING_next <= ACCEPT when M_AXI_RVALID = '1' else WAITING;
128     read_ACCEPT_next <= IDLE;
129
130     --internal signals
131     Load_data_en <= '1' when read_cur_state = ACCEPT else '0';
132     --Bus outputs
133     M_AXI_ARVALID <= '1' when read_cur_state = START else '0';
134     M_AXI_RREADY <= '1' when read_cur_state = ACCEPT else '0';
135     --external outputs
136     load_done <= '1' when read_cur_state = ACCEPT else '0';
137
138     --format load_store_out
139     with address(1 downto 0) select pre_load_data <=
140         (31 downto 8 => '0') & load_data(15 downto 8) when "01",
141         (31 downto 8 => '0') & load_data(31 downto 24) when "11",
142         (31 downto 16 => '0') & load_data(31 downto 16) when "10",
143         load_data when others;
144
145     with load_store_type select load_data_out <=
146         (31 downto 8 => pre_load_data(7)) & pre_load_data(7 downto 0) when "000",
147         (31 downto 16 => pre_load_data(15)) & pre_load_data(15 downto 0) when "001",
148         (31 downto 8 => '0') & pre_load_data(7 downto 0) when "100",
149         (31 downto 16 => '0') & pre_load_data(15 downto 0) when "101",
150         pre_load_data when others; --"010"

```



```

152 -----
153 -- Write Address Channel
154 -----
155 -----
156 --Write Data Channel
157 -----
158 -----
159 --Write Response Channel
160 -----
161 --constant outputs
162 M_AXI_AWID <= (others => '0');
163 M_AXI_AWADDR <= address;
164 M_AXI_AWLEN <= "00000000";
165 M_AXI_AWSIZE <= '0' & load_store_type(1 downto 0);
166 M_AXI_AWBURST <= "01";
167 M_AXI_AWLOCK <= '0';
168 M_AXI_AWCACHE <= "0010";
169 M_AXI_AWPROT <= "000";
170 M_AXI_AWQOS <= "0000";
171
172 with address(1 downto 0) select M_AXI_WDATA <=
173   (31 downto 16 => '0') & store_data(7 downto 0) & (7 downto 0 => '0') when "01",
174   store_data(7 downto 0) & (23 downto 0 => '0') when "11",
175   store_data(15 downto 0) & (15 downto 0 => '0') when "10",
176   store_data when others;
177 with address(1 downto 0) select byte_mask <=
178   "0001" when "00",
179   "0010" when "01",
180   "0100" when "10",
181   "1000" when others; --"11"
182 half_mask <= "0011" when address(0) = '0' else "1100";
183 with load_store_type(1 downto 0) select M_AXI_WSTRB <=
184   byte_mask when "00",
185   half_mask when "01",
186   "1111" when others;
187 M_AXI_WLAST <= '1'; --only 1 burst tranactions so always last
188
189 --memory
190 store_cur_state <= store_next_state_final when rising_edge(M_AXI_ACLK);
191 store_next_state_final <= IDLE when M_AXI_ARESETN = '0' else store_next_state_i;
192 --next state
193 with store_cur_state select store_next_state_i <=
194   store_IDLE_next when IDLE,
195   store_START_next when START,
196   store_WAITING_next when WAITING,
197   store_ACCEPT_next when others; --accept
198
199 store_IDLE_next <= START when start_store = '1' else IDLE;
200 store_START_next <= WAITING when M_AXI_AWREADY = '1' else START;
201 store_WAITING_next <= ACCEPT when M_AXI_WREADY = '1' else WAITING;
202 store_ACCEPT_next <= IDLE when M_AXI_BVALID = '1' else ACCEPT;
203
204 --Bus outputs
205 M_AXI_AWVALID <= '1' when store_cur_state = START else '0';
206 M_AXI_WVALID <= '1' when store_cur_state = WAITING else '0';
207 M_AXI_BREADY <= '1' when store_cur_state = ACCEPT else '0';
208
209 --external outputs
210 store_done <= '1' when store_cur_state = IDLE else '0';
211
212 ----error
213 Error <= '1' when M_AXI_RRESP(1) = '1' or M_AXI_BRESP(1) = '1' else '0'; --both errors have RRESP bit 1 as high
214
215
216 end implementation;

```

Sequencer VHDL

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use work.RISCV_package.all;
5
6  entity Sequencer is
7      Port ( clk, reset : in std_logic;
8            load_inst, store_inst : in std_logic;
9            fetch_done, load_done, store_done : in std_logic;
10           start_fetch, start_load, start_store, ex : out std_logic);
11 end Sequencer;
12
13 architecture Behavioral of Sequencer is
14     type state_t is (FETCH1, FETCH2, DECODE, LOAD1, LOAD2, STORE1, STORE2, EXECUTE);
15     signal cur_state, next_state_i, next_state_final : state_t;
16     signal FETCH1_next, FETCH2_next, EXECUTE_next : state_t;
17     signal DECODE_next, LOAD1_next, LOAD2_next, STORE1_next, STORE2_next : state_t;
18     signal ctrl : std_logic_vector(1 downto 0);
19 begin
20     --memory
21     cur_state <= next_state_final when rising_edge(clk);
22     next_state_final <= FETCH1 when reset = '1' else next_state_i;
23     --next state
24     with cur_state select next_state_i <=
25         FETCH1_next when FETCH1,
26         FETCH2_next when FETCH2,
27         DECODE_next when DECODE,
28         LOAD1_next when LOAD1,
29         LOAD2_next when LOAD2,
30         STORE1_next when STORE1,
31         STORE2_next when STORE2,
32         EXECUTE_next when EXECUTE;
33
34     FETCH1_next <= FETCH2;
35     FETCH2_next <= DECODE when fetch_done = '1' else FETCH2;
36
37     ctrl <= load_inst & store_inst;
38     with ctrl select DECODE_next <=
39         EXECUTE when "00",
40         LOAD1 when "10",
41         STORE1 when others;
42
43
44     LOAD1_next <= LOAD2;
45     LOAD2_next <= EXECUTE when load_done = '1' else LOAD2;
46
47     STORE1_next <= STORE2;
48     STORE2_next <= FETCH1 when store_done = '1' else STORE2;
49
50     EXECUTE_next <= FETCH1;
51
52     --outputs moore
53     start_fetch <= '1' when cur_state = FETCH1 else '0';
54     ex <= '1' when cur_state = EXECUTE else '0';
55
56     --outputes mealy
57     start_load <= '1' when cur_state = LOAD1 else '0';
58     start_store <= '1' when cur_state = STORE1 else '0';
59 end Behavioral;

```