
Lab 2: Instruction Decoder

-Overview-

This lab focuses on constructing the instruction decoder for a basic RISC-V (RV32I) core in VHDL. The decoder must correctly classify and decode all RV32I instructions, detect illegal instructions, and output a control word as defined in Lab 1.

-Design-

I started my decoder by first identifying what type of instruction it is. On the left, you can see some ROMs, each that identify one type: B, I, J, R, S, and U. Throughout the design, you can see more ROMs that identify specific instructions: JALR, AUIPC, LOAD, and LUI. On the top right, there is a mux that assembles the immediate based on the instruction type. I feed the types of signals into an encoder to decrease the control word on the immediate mux from 5 to 3. The A select is muxed with is_LUI, so the A is forced to 0 if it is a LUI. The exception line goes high if the following: the bottom 2 bits of instruction aren't 11, the opcode isn't any of the types that are allowed, or and address is misaligned in an instruction. All enable outputs are ANDed with the execute signal to lock datapath. The rest of the logic is just using the type of instruction, it is to decode the rest of the signals appropriately



-Simulation-

I first started by testing the decoder on its own in the testbench provided by Dr. Pyeatt. I had to modify it a bit too fit my control word structure, and I added some test lines for illegal instructions. All the assertions came out good. This testbench I break down is with both the datapath and decoder.

Due: 9/26/2025

10-20 ns: reset

30ns: increment PC


40 ns: LUI x1 with 0x12345. Is padded with 12 zeros after 0x12345

50ns: AUIPC x2 with 0x12345. PC is 0 so it effectively load x2 with 0x12345000

60ns: JAL with x3 as return address and jump to plus 0x800 70ns: JALR with x3 as return address and jump to x1 plus 8

80ns: Branch if x1 = x1 to PC+8 90ns: Branch if x1 != x2 to PC+8 100ns: Branch if x1 < x2 to PC+8 110ns: Branch if x1 >= x2 to PC+8

120ns: Branch if x1 < x2 to PC+8 (unsigned) 130ns: Branch if x1 >= x2 to PC+8 (unsigned)




140ns: ADDI x0 with 4 into x4
150ns: SLTI x1 < 10 into x4
160ns: SLTIU x1 < 10 into x4
170ns: XORI x1 ^ 15 into x4
180ns: ORI x1 or 3 into x4
190ns: ANDI x1 and 7 into x4
200ns: SLLI x1 left by 2 into x4
210ns: SRLI x1 right by 2 into x4
220ns: SRAI x1 right by 2 into x3

230ns: ADD x1 + x2 into x4 240ns: SUB x1 – x2 into x4

250ns: SLL x1 by x2 (lower 5 bits) into x4


260ns: SLT x1 < x2 into x4



270ns: SLTU x1 < x2 into x4 280ns: XOR x1 ^ x2 into x4

290ns: SRL x1 by x2 (bottom 5 bits) into x4 300ns: SRA x1 by x2 (bottom 5 bits) into x4

310ns: OR x1 or x2 into x4 320ns: AND x1 and x2 into x4



Due: 9/26/2025

-Conclusion-

I didn't take the lots of mux route like was shown in the example. I think identifying the basic types, and then only identifying specific instructions when needed was a decent strategy. I'm not sure if it is the most efficient, but it worked. I tried to implement as many signals as possible to go right from the instruction into the datapath. Overall, it wasn't the hardest lab ever, and I learned a lot about each instruction.

-Appendix-Opcode Encodings

	Α	В	C	D	Е	F	G	Н	1	J	K	L	М	N	O	Р	Q
1		Asel	Bsel	Dsel	Dlen	PCAsel	IMMBsel	PCDsel	Pcle	isBR	Brcond	ALUFunc	IMM				
2	LUI (U)	0	Х	rd	1	0	1	0	0	0	x	0000,	[31:12] +12 0's				
3	AUIPC (U)	Х	Χ	rd	1	1	1	0	0	0	х	0000,	[31:12] +12 0's	*illegal if ı	not adress	aligned to	4 bytes
4	JAL (J)	X	Χ	rd	1	1	1	1	1	0	X	0000,	[31s][19:12][20][30:21	*illegal if ı	not adress	aligned to	4 bytes
5	JALR (I)	rs1	X	rd	1	0	1	1	1	0	x	0000,	[31s:20]	*illegal if ı	not adress	aligned to	4 bytes
6	BXX (B)	rs1	rs2	X	0	1	1	X	0	1	[14:12]	0000,	[31s][7][30:25][11:6]				
7	L (I)	rs1	Χ	rd	1	0	1	0	0	0	х	0000,	[31s:20]				
8	S (S)	rs1	rs2	X	0	0	1	X	0	0	X	0000,	[31s:5][11:7]				
9	ADDI (I)	rs1	Χ	rd	1	0	1	0	0	0	x	[14:12][0]	[31s:20]				
10	SLTI	rs1	Χ	rd	1	0	1	0	0	0	х	[14:12][X]	[31s:20]				
11	SLTIU	rs1	Χ	rd	1	0	1	0	0	0	х	[14:12][X]	[31s:20]				
12	XORI	rs1	X	rd	1	0	1	0	0	0	X	[14:12][X]	[31s:20]				
13	ORI	rs1	Χ	rd	1	0	1	0	0	0	x	[14:12][X]	[31s:20]				
14	ANDI	rs1	Χ	rd	1	0	1	0	0	0	х	[14:12][X]	[31s:20]				
15	SLLI	rs1	Χ	rd	1	0	1	0	0	0	X	[14:12][30]	[31s:20]				
16	SRLI	rs1	Χ	rd	1	0	1	0	0	0	X	[14:12][30]	[31s:20]				
17	SRAI	rs1	Χ	rd	1	0	1	0	0	0	х	[14:12][30]	[31s:20]				
18	ADD	rs1	Χ	rd	1	0	1	0	0	0	х	[14:12][30]	X				
19	SUB	rs1	rs2	rd	1	0	1	0	0	0	X	[14:12][30]	X				
20	SLLI	rs1	rs2	rd	1	0	1	0		0	x	[14:12][30]	X				
21	SLT	rs1	rs2	rd	1	0	0	0	0	0	х	[14:12][30]	X				
22	SLTU	rs1	rs2	rd	1	0	0	0	0	0	х	[14:12][30]	X				
23	XOR	rs1	rs2	rd	1	0	0	0	0	0	x	[14:12][30]	Χ				
24	SRL	rs1	rs2	rd	1	0	0	0	0	0	х	[14:12][30]	Х				
25	SRA	rs1	rs2	rd	1	0	0	0	0	0	x	[14:12][30]	Χ				
26	OR	rs1	rs2	rd	1	0	0	0	0	0	x	[14:12][30]	Χ				
27	AND	rs1	rs2	rd	1	0	0	0	0	0	x	[14:12][30]	Χ				
28																	

Decoder VHDL

```
--encode these into a 3 bit control word
with std logic vector'(is,R & is_I & is_5 & is_B & is_U & is_J) select type_control_sig <--
"000" when "100000", --I
"010" when "000100", --I
"010" when "000100", --B
"110" when "000100", --B
"111" when 000010", --U
"181" when 000010", --J
"181" when others;

is_illegal <- '1' when type_control_sig = "111" else '0';

--immediate assembly
with type_control is_ig select immediate <--
(31 downto 11 => inst(31)) & inst(30 downto 20) when "001", --I
(31 downto 11 => inst(31)) & inst(30 downto 25) & inst(11 downto 7) when "010", --5
(31 downto 12 => inst(31)) & inst(7) & inst(30 downto 25) & inst(11 downto 8) & '0' when "011", --B
inst(31) & inst (30 downto 12) & "000000000000000000000 when "100", --U
(31 downto 20 => inst(31)) & inst(19 downto 12) & inst(20) & inst(30 downto 21) & '0' when "011", --J
(others => '0') when others;

--all the functions that need a add
force_add <- (not is_R and not is_I) or is_JALR or is_LOAD or is_ADDI;

control_word.Asel <- "00000" when is_LUI = '1' else inst(19 downto 15);
control_word.Desel <= inst(24 downto 20);
control_word.Desel <= inst(24 downto 20);
control_word.PCAsel <= '15.AUTPC or is_J or is_J or is_J or is_J);
control_word.PCAsel <= is_AUTPC or is_J or is_J or is_Joris_B;
control_word.PCAsel <= is_AUTPC or is_J or is_JOris_B;
control_word.PCAsel <= is_AUTPC or is_JALR;
control_word.PCAsel <= is_AUTPC or is_JALR;
control_word.PCAse <= is_S or is_I or is_JOris_B;
control_word.RCAsecod <= inst(14 downto 12);
control_word.RCAsecod <= inst(14 downto 12);
control_word.ALUFunc <= "0000" when force_add = '1' else inst(14 downto 12) & (inst(30));
control_word.PCM <= inst(14 downto 12)
exeception <= is_illegal or bottom_11 or instruction_address_misaligned;
end Behavtoral;
```

Just Decoder Test Bench

```
10 ⊖ architecture Behavioral of Instruction_Decoder_tb is
           signal execute : std_logic := '1';
signal PCie_in : std_logic := '0';
 11
 12
           signal branch_cond : std_logic := '0';
 13
           14
 15
 16
 18
           signal PCAsel : std_logic := '0';
signal IMMBsel : std_logic := '0';
 20
           signal PCDsel : std_logic := '0';
 21
           signal PCie: std_logic:= '0';
signal PCle: std_logic:= '0';
signal isBR: std_logic:= '0';
 22
 23
 24
 25
            signal BRcond : std_logic_vector(2 downto 0):= "000"
           26
 27
 28
 29
           signal exeception : std logic;
      begin
 30
 31
         uut: entity work. Instruction_Decoder (Behavioral)
 32 白
             port map( execute => execute,
 33
                          PCie => PCie_in,
 34
                          branch_cond => branch_cond,
 35
 36
                          inst => inst,
                          control_word.Asel => Asel,
 37
 38
                          control_word.Bsel => Bsel,
 39
                          control_word.Dsel => Dsel,
                          control_word.Dlen => Dlen,
                          control_word.PCAsel => PCAsel,
 41
                          control_word.IMMBsel => IMMBsel,
 42
 43
                          control_word.PCDsel => PCDsel,
 44
                          control_word.PCie => PCie,
 45
                          control_word.PCle => PCle,
 46
                          control_word.isBR => isBR,
 47
                          control_word.BRcond => BRcond,
 48
                          control_word.ALUFunc => pre_ALUFunc,
                          control_word.IMM => IMM,
 49
 50
                          exeception => exeception
 51 ⊝
 52 ALUFunc <= pre_ALUFunc(0) & pre_ALUFunc(3 downto 1);
         test: nrocess
inst <= B"0000000 00010 01000 111 11001 0110111";
master unsigned(Dsel) = 25 and signed(IMM) = 2387968 and unsigned(Asel) = 0 and ALUfunc = "0000" report "LUI #1 not working" severity warning;
inst <= B"0000000_01000_00010_000_01111_0110111"; wait for 10 ns;
wait for 10 ns;
assert unsigned(Dsel) = 15 and signed(IMM) = 8454144 and unsigned(Asel) = 0 and ALUfunc = "0000" report "LUI #2 not working" severity warning;
inst <= B"0000101_11110_11010_000_10111_0110111";
wait for 10 ns:
assert unsigned(Dsel) = 23 and signed(IMM) = 200081408 and unsigned(Asel) = 0 and ALUfunc = "0000" report "LUI #3 not working" severity warning;
     = B"0001010_00010_11001_010_11101_0110111";
walt to 10 ls ms.
assert unsigned(Dsel) = 29 and signed(IMM) = 338468864 and unsigned(Asel) = 0 and ALUfunc = "0000" report "LUI #4 not working" severity warning;
inst <= B"0000100_10101_11100_101_11000_0110111";
wait for 10 ns;
assert unsigned(Dsel) = 24 and signed(IMM) = 157175808 and unsigned(Asel) = 0 and ALUfunc = "0000" report "LUI #5 not working" severity warning;
inst <= B"0000000 10101 00010 001 10100 0010111";
assert unsigned(Dsel) = 20 and signed(IMM) = 22089728 and ALUfunc = "0000" report "AUIPC #1 not working" severity warning;
inst <= B"0000000_00000_11001_000_10111_0010111";
wait for 10 ns;
assert unsigned(Dsel) = 23 and signed(IMM) = 819200 and ALUfunc = "0000" report "AUIPC #2 not working" severity warning;
inst <= B"1111111_00101_11111_111_00000_1101111";
massert unsigned(Dsel) = 0 and signed(IMM) = -28 and ALUfunc = "0000" report "JAL #1 not working" severity warning;
inst <= B"0000000_11000_00000_000_00101_1101111"; wait for 10 ns;
assert unsigned(Dsel) = 5 and signed(IMM) = 24 and ALUfunc = "0000" report "JAL #2 not working" severity warning;
inst <= B"1111111_01100_00001_000_00000_1100111";
wait for 10 ns:
walt for 10 ms;
assert unsigned(Osel) = 0 and unsigned(Asel) = 1 and signed(IMM) = -20 and ALUfunc = "0000" report "JALR #1 not working" severity warning;
```

53 (0) 54 : 55 : 56 : 57 : 58 : 59 : 60 : 61 : 62 :

```
inst <= B"0001001_01100_00010_000_00000_1100111";
wait for 10 ns;
assert unsigned(Dsel) = 0 and unsigned(Asel) = 2 and signed(IMM) = 300 and ALUfunc = "0000" report "JALR #2 not working" severity warning;
            inst <= B"0000000_00000_00000_01100_1100011";
            wait for 10 ns;
assert Dlen = '0' and unsigned(Asel) = 0 and unsigned(Bsel) = 0 and signed(IMM) = 12 and ALUfunc = "0000" report "BRANCH #1 not working" severity warning;
            inst <= B"0000000 00010 00001 001 01000 1100011";
            wait for 10 ns;
assert Dlen = '0' and unsigned(Asel) = 1 and unsigned(Bsel) = 2 and signed(IMM) = 8 and ALUfunc = "0000" report "BRANCH #2 not working" severity warning;
            inst <= B"0000000_00100_00011_100_00100_1100011"; wait for 10 ns:
            wait for 10 ns;
assert Dlen = '0' and unsigned(Asel) = 3 and unsigned(Bsel) = 4 and signed(IMM) = 4 and ALUfunc = "0000" report "BRANCH #3 not working" severity warning;
            inst <= B"0000000 00101 00100 101 00000 1100011":
             wait for 10 ns;
assert Dlen = '0' and unsigned(Asel) = 4 and unsigned(Bsel) = 5 and signed(IMM) = 0 and ALUfunc = "0000" report "BRANCH #4 not working" severity warning;
            inst <= B"1111111 00111 00110 110 11101 1100011";
             wait for 10 ms; wast for 10 ms; assert Dlen = '0' and unsigned(Asel) = 6 and unsigned(Bsel) = 7 and signed(IMM) = -4 and ALUfunc = "0000" report "BRANCH #5 not working" severity warning;
            inst <= B"1111111_01000_00111_111_11001_1100011":
             wait for 10 ns;
assert Dlen = '0' and unsigned(Asel) = 7 and unsigned(Bsel) = 8 and signed(IMM) = -8 and ALUfunc = "0000" report "BRANCH #6 not working" severity warning;
             wait for 10 ns;
assert unsigned(Dsel) = 9 and unsigned(Asel) = 10 and signed(IMM) = 1253 and ALUfunc = "0000" report "LOAD #1 not working" severity warning;
             wait for 10 ns;
assert unsigned(Dsel) = 11 and unsigned(Asel) = 12 and signed(IMM) = -563 and ALUfunc = "0000" report "LOAD #2 not working" severity warning;
            wait for 10 ns;
wait for 10 ns;
assert unsigned(Dsel) = 13 and unsigned(Asel) = 14 and signed(IMM) = 403 and ALUfunc = "0000" report "LOAD #3 not working" severity warning;
            wait for 10 ns;
assert unsigned(Dsel) = 15 and unsigned(Asel) = 16 and signed(IMM) = 386 and ALUfunc = "0000" report "LOAD #4 not working" severity warning;
            inst <= B"0001001 01111 10010 101 10001 0000011";
walt for 10 ms.
sasert unsigned(Dsel) = 17 and unsigned(Asel) = 18 and signed(IMM) = 303 and ALUfunc = "0000" report "LOAD #5 not working" severity warning;
            inst <= B"0001010_10011_10100_000_11100_0100011":
            wait for 10 ns;
assert Dlen = '0' and unsigned(Asel) = 20 and unsigned(Bsel) = 19 and signed(IMM) = 348 and ALUfunc = "0000" report "STORE #1 not working" severity warning
            inst <= B"0011010 10101 10110 001 00011 0100011";
            wait for 10 ns; assert Dlen = '0' and unsigned(Asel) = 22 and unsigned(Bsel) = 21 and signed(IMM) = 835 and ALUfunc = "0000" report "STORE #2 not working" severity warning
            inst <= B"0011101_10111_11000_010_01000_0100011";
            wait for 10 ms;
assert Dlen = '0' and unsigned(Asel) = 24 and unsigned(Bsel) = 23 and signed(IMM) = 936 and ALUfunc = "0000" report "STORE #3 not working" severity warning
            inst <= B"0011110_01000_11010_000_11001_0010011";
            wait for 10 ns; asset unsigned(Asel) = 26 and signed(IMM) = 968 and ALUfunc = "0000" report "ADDI #1 not working" severity warning;
            wait for 10 ns;
assert unsigned(Dsel) = 27 and unsigned(Asel) = 28 and signed(IMM) = -299 and ALUfunc = "0000" report "ADDI #2 not working" severity warning;
            inst <= B"1111111_11111_00000_000_11110_0010011";
            wait for 10 ns;
assert unsigned(Dsel) = 30 and unsigned(Asel) = 0 and signed(IMM) = -1 and ALUfunc = "0000" report "ADDI #3 not working" severity warning;
            inst <= B"0111111_11111_00001_000_11100_0010011";
            wait for 10 ns;
assert unsigned(Dsel) = 28 and unsigned(Asel) = 1 and signed(IMM) = 2047 and ALUfunc = "0000" report "ADDI #4 not working" severity warning;
            inst <= B"1110000_01100_10001_010_01111_0010011";
            wait for 10 ns;
assert unsigned(Dsel) = 15 and unsigned(Asel) = 17 and signed(IMM) = -500 and ALUfunc(2 downto 0) = "010" report "SLTI not working" severity warning;
            inst <= B"1110110 11100 10010 011 00111 0010011";
            walt for 10 miles, assert unsigned(Dsel) = 7 and unsigned(Asel) = 18 and signed(IMM) = -292 and ALUfunc(2 downto 0) = "011" report "SLTIU not working" severity warning;
            inst <= B"1111100 11100 00010 100 00001 0010011":
            massert unsigned(Dsel) = 1 and unsigned(Asel) = 2 and signed(IMM) = -100 and ALUfunc(2 downto θ) = "100" report "XORI not working" severity warning;
            inst <= B"0001111 10100 00100 110 00011 0010011";
            wait for 10 ns;
assert unsigned(Dsel) = 3 and unsigned(Asel) = 4 and signed(IMM) = 500 and ALUfunc(2 downto 0) = "110" report "ORI not working" severity warning;
```

```
inst <= B"1110101_11111_00110_111_00101_0010011";
wait for 10 ns;
assert unsigned(Dsel) = 5 and unsigned(Asel) = 6 and signed(IMM) = -321 and ALUfunc(2 downto 0) = "111" report "ANDI not working" severity warning;
             inst <= B"0000000_00001_01000_001_00111_0010011";
             waster unsigned(Dsel) = 7 and unsigned(Asel) = 8 and signed(IMM) = 1 and ALUfunc = "0001" report "SLLI #1 not working" severity warning;
             inst <= B"0000000_11101_01010_001_01001_0010011";
             assert unsigned(Dsel) = 9 and unsigned(Asel) = 10 and signed(IMM) = 29 and ALUfunc = "0001" report "SLLI #2 not working" severity warning;
             inst <= B"0000000_00010_01100_101_01011_0010011";
             wait for 10 ms;
assert unsigned(Dsel) = 11 and unsigned(Asel) = 12 and signed(IMM) = 2 and ALUfunc = "0101" report "SRLI #1 not working" severity warning;
             inst <= B"0000000_11111_01110_101_01101_0010011";
             wait for 10 ms;
assert unsigned(Dsel) = 13 and unsigned(Asel) = 14 and signed(IMM) = 31 and ALUfunc = "0101" report "SRLI #2 not working" severity warning;
             wait for 10 ns;
assert unsigned(Dsel) = 15 and unsigned(Asel) = 16 and unsigned(IMM(4 downto 0)) = 3 and ALUfunc = "1101" report "SRAI #1 not working" severity warning;
             inst <= B"0100000_11110_10010_101_10001_0010011";
             wait for 10 ns;
assert unsigned(Dsel) = 17 and unsigned(Asel) = 18 and unsigned(IMM(4 downto 0)) = 30 and ALUfunc = "1101" report "SRAI #2 not working" severity warning;
             inst <= B"0000000_00010_00001_000_00000_0110011";
             master unsigned(Dsel) = 0 and unsigned(Asel) = 1 and unsigned(Bsel) = 2 and ALUfunc = "0000" report "ADD not working" severity warning;
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
             inst <= B"0100000_00100_00011_000_00010_0110011";
             assert unsigned(Dsel) = 2 and unsigned(Asel) = 3 and unsigned(Bsel) = 4 and ALUfunc = "1000" report "SUB not working" severity warning;
             inst <= B"0000000 00111 00110 001 00101 0110011";
             assert unsigned(Dsel) = 5 and unsigned(Asel) = 6 and unsigned(Bsel) = 7 and ALUfunc = "0001" report "SLL not working" severity warning;
             inst <= B"0000000_01010_01000_010_01000_0110011"; wait for 10 ns;
             wait for 10 ms;
assert unsigned(Dsel) = 8 and unsigned(Asel) = 8 and unsigned(Bsel) = 10 and ALUfunc = "0010" report "SLT not working" severity warning;
             inst <= B"0000000_01011_01010_011_01001_0110011";
             wait for 10 ms;
assert unsigned(Dsel) = 9 and unsigned(Asel) = 10 and unsigned(Bsel) = 11 and ALUfunc = "0011" report "SLTU not working" severity warning;
             inst <= B"0000000_01101_01100_100_01011_0110011";
wait for 10 ns;
wall to 10 ms. assert unsigned(Dsel) = 11 and unsigned(Asel) = 12 and unsigned(Bsel) = 13 and ALUfunc = "0100" report "XOR not working" severity warning;
             inst <= B"0000000_10000_01111_101_01110_0110011";
             wait for 10 ns;
assert unsigned(Dsel) = 14 and unsigned(Asel) = 15 and unsigned(Bsel) = 16 and ALUfunc = "0101" report "SRL not working" severity warning;
             inst <= B"0100000_10011_10010_101_10001_0110011"; wait for 10 ns;
             wait for 16 ns; assert unsigned(Dsel) = 17 and unsigned(Asel) = 18 and unsigned(Bsel) = 19 and ALUfunc = "1101" report "SRA not working" severity warning;
             wait for 10 ns;
assert unsigned(Osel) = 20 and unsigned(Asel) = 21 and unsigned(Bsel) = 22 and ALUfunc = "0110" report "OR not working" severity warning;
             wait for 10 ns;
assert unsigned(Dsel) = 23 and unsigned(Asel) = 24 and unsigned(Bsel) = 26 and ALUfunc = "0111" report "AND not working" severity warning;
             wait for 10 ns;
assert Dlen = '0' and unsigned(Asel) = 0 and unsigned(Bsel) = 0 and signed(IMM) = -144 and ALUfunc = "0000" report "BRANCH #7 not working" severity warning
             inst <= B"1111101_11001_11111_111_00000_1101111";
             wait for 10 ns;
assert unsigned(Dsel) = 0 and ALUfunc = "0000" and signed(IMM) = -72 report "JAL #3 not working" severity warning;
             inst <= B"0100000_00000_00010_000_00001_0010011";
             wall to 10 magned(Dsel) = 1 and unsigned(Asel) = 2 and signed(IMM) = 1024 and ALUfunc = "0000" report "ADDI #5 not working" severity warning;
             --not end in 11 inst <= B"0100000_00000_00010_000_00001_0010001"; wait for 10 ns;
             assert exeception = '1' report "ILLEGAL #1 not working" severity warning;
             inst <= B"111111 00101 11111 111 00000 1101111":
             assert exeception = '1' report "ILLEGAL #2 not working" severity warning;
             inst <= B"0100000_00000_00010_000_00001_1101011";
wait for 10 ns;</pre>
             assert exeception = '1' report "ILLEGAL #3 not working" severity warning;
```

Decoder + Datapath Test Bench

```
library IEEE;
  2
             use IEEE.STD_LOGIC_1164.ALL;
  3
             use IEEE.NUMERIC_STD.ALL;
             use work.RISCV_package.all;
             entity Decoder_Plus_Datapath_tb is
  8 🖨
             end Decoder_Plus_Datapath_tb;
10 🖯
             architecture Behavioral of Decoder_Plus_Datapath_tb is
                    signal clk: std_logic := '1';
signal reset: std_logic := '0';
 11
                  12
 13
14
15
16
17
18
19
20
21
22
23
                   signal PCie: std_logic:= '0';
signal PCle: std_logic:= '0';
signal isBR: std_logic:= '0';
24
25
26
                   signal BRcond : std_logic_vector(2 downto 0):= "000";
27
                   signal ALUFunc : std_logic_vector(3 downto 0):= "0000";
28
                    signal pre_ALUFunc : std_logic_vector(3 downto 0):= "0000";
29
30
                    31
                    signal exeception : std_logic;
32
             begin
34 🖯
            uut1: entity work. Instruction Decoder (Behavioral)
                 port map( execute => execute,
PCie => PCie_in,
branch_cond => branch_cond,
\begin{array}{c} 35\\ 36\\ 36\\ 37\\ 38\\ 39\\ 40\\ 41\\ 42\\ 44\\ 45\\ 50\\ 55\\ 6\\ 67\\ 68\\ 66\\ 67\\ 68\\ 66\\ 67\\ 68\\ 66\\ 67\\ 68\\ 70\\ \bigcirc\\ 71\\ \bigcirc\\ 72\\ 73\\ 74\\ 75\\ \end{array}
                              branch_cond => branch_cond,
Inst => inst,
control_word.Asel => Asel,
control_word.Bsel => Bsel,
control_word.Bsel => Bsel,
control_word.Dsel => Dsel,
control_word.Del => Dlen,
control_word.PCAsel => PCAsel,
control_word.IMMBsel => IMMBsel,
control_word.PCDsel => PCie,
control_word.PCIe => PCie,
control_word.PCIe => PCle,
control_word.Bsel => isBR,
control_word.Bsel => isBR,
control_word.Bsel => BRcond,
control_word.ALUFunc => ALUFunc,
control_word.IMM => IMM,
exeception => exception
                               exeception => exeception
                uut2: entity work.Datapath (Behavioral)
                               control_word.IMM => IMM
             clk <= not clk after 5 ns;
```

```
test: process
 76 0
77 78
79 80 81 82 83 84 85 86 87 88 89 90 91
                  wait for 5 ns;
--reset in beginning
reset <= '1';
wait for 20 ns;
reset <= '0';</pre>
       0
       000
                 -- inc PC
                execute <= '0';

PCie_in <= '1';

wait for 10 ns;

execute <= '1';

PCie_in <= '0';
       00000
 92
93
94
95
96
97
98
                -- LUI x1, 0x12345 inst <= B"00010010001101000101_00001_01101111"; wait for 10 ns;
       00
                -- AUIPC x2, 0x12345 inst <= B"00010010001101000101_00010_0010111"; wait for 10 ns;
       00
99
101
                -- JAL x3, +16 inst <= B"00000000000100000000_00011_1101111";
       00
                wait for 10 ns;
104
105
       00
                inst <= B"000000001000_00001_000_00011_1100111"; wait for 10 ns;
107
                -- BEQ x1, x1, +8 inst <= B^0000000_00001_00001_0000_01000_1100011^*; wait for 10 ns;
       00
                inst <= B"0000000_00010_00001_001_01000_1100011"; wait for 10 ns;
114
115
                -- BLT x1, x2, +8 inst <= B"0000000_00010_00001_100_01000_1100011";
       00
118
                wait for 10 ns;
125
126
       0
                 inst <= B"0000000_00010_00001_110_01000_1100011";
       0
127
                 wait for 10 ns;
128
129
                 inst <= B"0000000_00010_00001_111_01000_1100011"; wait for 10 ns;
130
       0
131
       0
132
133
                 inst <= B"000000000101_00000_000_00100_0010011";
       00
134
135
                 wait for 10 ns;
136
137
138
       0
                 inst <= B"000000001010_00001_010_00100_0010011";
                 wait for 10 ns;
139
       0
140
141
                 inst <= B"000000001010_00001_011_00100_0010011"; wait for 10 ns;
142
       0
       0
143
144
145
                 inst <= B"000000001111_00001_100_00100_0010011"; wait for 10 ns;
146
       0
       0
147
148
                 inst <= B"000000000011_00001_110_00100_0010011";
150
       0
151
       0
                 wait for 10 ns;
152
153
                 inst <= B"00000000111_00001_111_00100_0010011"; wait for 10 ns;
154
       0
       0
155
156
                 inst <= B"0000000_00010_00001_001_00100_0010011";
158
       0
       0
                 wait for 10 ns;
159
160
161
                 inst <= 8"0000000_00010_00001_101_00100_0010011"; wait for 10 ns;
162
       0
163
       0
164
                 inst <= B"0100000_00010_00001_101_00100_0010011"; wait for 10 ns;
       00
166
167
```

```
-- ADD x4, x1, x2
             inst <= B"0000000_00010_00001_000_00100_0110011";
wait for 10 ns;</pre>
      0
170
171
      0
172
173
             -- SUB x4. x1. x2
             inst <= B"0100000_00010_00001_000_00100_0110011"; wait for 10 ns;
      0
174 :
175
      0
176
             -- SLL x4, x1, x2
inst <= B"000000_00010_00001_001_00100_0110011";
177
178
179
      0
             wait for 10 ns;
180
181
      0
             inst <= B"0000000_00010_00001_010_00100_0110011";
182
183
             wait for 10 ns;
184
              -- SLTU x4, x1, x2
185
             inst <= B"0000000_00010_00001_011_00100_0110011";
186
187
             wait for 10 ns;
188
            -- XOR x4, x1, x2
inst <= B"0000000_00010_00001_100_00100_0110011";
189
      0
190
            wait for 10 ns;
191 :
      0
192
             -- SRL x4, x1, x2
inst <= B"0000000_00010_00001_101_00100_0110011";
193
194
      0
            wait for 10 ns;
195
196
197
              -- SRA X4, X1, X2
             inst <= B"0100000_00010_00001_101_00100_0110011";
198
199
      0
             wait for 10 ns;
200
201
              -- OR X4, X1, X2
             inst <= B"0000000_00010_00001_110_00100_0110011"; wait for 10 ns;
202
      0
203
204
205
              -- AND x4, x1, x2
             inst <= B"0000000_00010_00001_111_00100_0110011"; wait for 10 ns;
206 O
208 0
             wait;
209 🖨
           end process;
         end Behavioral;
210 🖨
```