

Lab 1: Datapath


-Overview-

The purpose of this lab was to design and implement the datapath for a basic RISC-V (RV32I) processor core using VHDL. The datapath includes a register file, ALU, program counter, and branch test unit, with their operation controlled by signals generated from what will be the instruction decoder. These signals directed operand selection, data writing, ALU operations, immediate handling, and program counter updates, enabling support for Register-Register, Register-Immediate, Jump, and Branch instructions.

-Design-


High Level Overview of the Datapath

From this level, you can see that the datapath is controlled by a record type called “control_word”. These signals will both control how the data flows through the datapath, but also what values are being sent in through the A/B register select and Immediate value (IMM). Of interest on this view is: “d_bus_i” selects whether to take the ALU output or PC output to be stored in the register file; “pc_latch_i” that takes either an external signal, or a signal from the Branch Test Unit (BTU) to latch the PC with a new address value; “b_bus_i” selects with the IMM values or value from the B register to support both register-register and register-immediate functions; a_bus_i selects between the PC or A register so math can be done on the PC.




Register File

Nothing significant here is just a standard register file with 2 muxes. Only this is that the 0 register on the mux's are grounded for x0, and the decode value for x0 is not connected to anything.




Branch Test Unit (BTU)

The 3 comparators in the front handle =, <, and <=. These signals are selected by mux. Then the value is inverted based on a control bit as != is inverted =, >= is inverted < and > is inverted <=.




Program Counter (PC)

The PC is only 29 bits, as whenever the PC is used the bottom 2 bits are just grounded. This means that when loading, the bottom 2 bits are also just cut off. When the counter increments by 1, it is interpreted as a increment of 4.




Arithmetic Logic Unit (ALU)

In the center the alu covers: set less than (signed and unsigned), xor, or, and, shift, and add/sub. For subtract, B is 2's complemented and selected by the "post_b_i" mux. The output is selected by the mux on the right controlled directly by the function from the instruction.



Shifter

This is basically 2 barrel shifters: left shift and right shift (top and bottom respectively). For right shift, a mux in the beginning chooses between 0 or the msb for logical and arithmetic shifts. The output alu selects between left, right, and no shift. There is a carry out that could be used for future use if needed, else it can be removed.



-Simulation-

These are all the tests I performed to check the datapath. I tried to have at least one test each to test the functionality of instructions that will be run on the datapath. I have confirmed that all my tests result in correct outputs.

Reset ~ 10 ns: reset and all registers go to 0.

Adding/Subtracting ~ 30 ns: adding immediate to x0 and store into x1.

40ns: try to do same thing but without Dlen selected so no values get stored.

50ns: try to store into x0 register, so nothing happens again.

70ns: add x1 and x2 and store in x31. 80ns: sub x1 and x2 and store in x31.

90ns: sub x1 and immediate value and store in x1.

Shifting (all are stored to x31) ~ 100ns: shift x0 left by immediate (which just stores 0).


110ns: shift x1 left by immediate (5).

120ns: shift x1 left by value in x2 (1).

130ns: shift x1 right logical by immediate (5).

140ns: shift x1 right logical by value in x2 (1).

150ns: shift x1 right arithmetic when x1 starts with 0.



Shifting cont. (all are stored to x31) ~ 170ns: shift x1 right logical when x1 starts with a 1.

180ns: shift x1 right arithmetic when x1 starts with a 1.

Set less then (all are stored to x31) ~ 190ns: signed set x1 (-561,234) less than 10.

200ns: signed set x1 (negative) less than -561,234(same value as x1).

210ns: signed set x1 (negative) less than -561,236(less than x1).

220ns: signed set x1 less than x0.

230ns: signed set x2 (1) less than x1.

240ns: signed set x1 less than x1 (0 no matter what).

250ns: unsigned x1(big positive) less than 10.

260ns: unsigned set x1 less than same as x1.


270ns: unsigned set x1 less than a number slight more than x1.

280ns: set unsigned x1 less than x0.

290ns: unsigned set x0 less than x2.

300ns: unsigned set x1 less than x1.

Logical (all are stored to x31) ~ 320ns: x1 xor x2. 330 ns: x1 xor immediate 53.



Logical cont. ~ 340ns: x1 or x2. 350ns: x1 or immediate 53.


360ns: x1 and x2. 370ns: x1 and immediate 53.

Program Counter Manipulation ~ 380ns: store 19 into PC (should only store as 16 which will be 4 in the register) and store the PC into x31.

390ns: increment PC (only +1 in the counter itself but will be interpreted as +4).

400ns: PC plus x0 store to x31.

410ns: PC plus immediate 16.



Conditional Branches (branches are too PC + 8) ~ 420ns: x1 equals x1.

430ns: x1 equals x2.

440ns: x1 is not equal to x2.

450ns: x1 is not equal x2.

460ns: signed x1 less than x1.

470ns: signed x1(-) less than x2(+).

480ns: signed x2(+) less than x1(-).

490ns: signed x1 greater than or equal to x1.

500ns: signed x1(-) greater than or equal to x2(+).

510ns: signed x2(+) greater than or equal to x1(-).

520ns: unsigned x1 less than x1.


530ns: unsigned x1(big) less than x2(small).

540ns: unsigned x2(small) less than x1(big).

550ns: unsigned x1 greater than or equal to x1.

560ns: unsigned x1(big) greater than or equal to x2(big).

570ns: unsigned x2(small) greater than or equal to x1(small).



-Conclusion-

Luckily for me, all of my previous parts like the barrel shifter and register file all worked from last year. They only required a little modification to seamlessly fit in the design like making the register 0 a zero register. Other than that, I made a mistake shifting my lefts right and right left, but that was an easy switch in the shifter output mux. I believe I have done a sufficient amount of testing and can be confident that it will function properly when we start bring in the other pieces of the processor.

-Appendix- Main VHDL

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use ieee.numeric_std.all;
4
5 package RISCVC_package is
6   constant XLEN_BITS : integer := 5;
7   constant XLEN : integer := 2**XLEN_BITS;
8   constant REGS_ADDR_BITS : integer := 5;
9
10  type control_word is record
11    Asel : std_logic_vector(4 downto 0);
12    Bsel : std_logic_vector(4 downto 0);
13    Dsel : std_logic_vector(4 downto 0);
14    Dlen : std_logic;
15    PCAsel : std_logic;
16    IMMBsel : std_logic;
17    PCDsel : std_logic;
18    PCle : std_logic;
19    isBR : std_logic; --might not needed
20    BRcond : std_logic_vector(2 downto 0);
21    ALUfunc : std_logic_vector(3 downto 0);
22    IMM : std_logic_vector(31 downto 0);
23  end record control_word;
24
25  function decode (signal sel : std_logic_vector; signal enable : std_logic) return std_logic_vector;
26  function vector_and ( signal to_and : std_logic_vector ) return std_logic;
27 end RISCVC_package;
28
29 package body RISCVC_package is
30
31  function decode (signal sel : std_logic_vector; signal enable : std_logic) return std_logic_vector is
32    variable decoded : std_logic_vector ((2**sel'length)-1 downto 0);
33  begin
34    decoded := (others => '0');
35    decoded(to_integer(unsigned(sel))) := enable;
36    return decoded;
37  end function;
38

```

Figure 1: RISC_package

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use ieee.numeric_std.all;
4 use work.RISCVC_package.all;
5
6
7 entity btu is
8   Port ( a : in STD_LOGIC_VECTOR (XLEN-1 downto 0);
9         b : in STD_LOGIC_VECTOR (XLEN-1 downto 0);
10        cond : in STD_LOGIC_VECTOR (2 downto 0); -- bit 2: 1 = Less then; 0 =
11        enable : in STD_LOGIC;
12        BTU_out : out STD_LOGIC);
13 end btu;
14
15 architecture Behavioral of btu is
16   signal pre_out, equal, lt, slt : std_logic;
17 begin
18   equal <= '1' when a = b else '0';
19   lt <= '1' when unsigned(a) < unsigned(b) else '0';
20   slt <= '1' when signed(a) < signed(b) else '0';
21
22   with cond(2 downto 1) select pre_out <=
23     slt when "10",
24     lt when "11",
25     equal when others;
26
27   BTU_out <= (pre_out xor cond(0)) and enable;
28 end Behavioral;
29

```

Figure 2: Branch Test Unit

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use work.RISCVC_package.all;
4
5 entity datapath is
6   port (
7     clk, reset: in std_logic;
8     control_word: in control_word
9   );
10 end datapath;
11
12 architecture Behavioral of datapath is
13   signal d_bus, a_pre_bus, b_pre_bus, a_bus, b_bus, pc, alu_out :
14     std_logic_vector(XLEN-1 downto 0);
15   signal BTU_out, pc_latch : std_logic;
16 begin
17
18   Regs: entity work.generic_register_file (Behavioral)
19     generic map (word_len => XLEN, addr_bits => REGS_ADDR_BITS)
20     port map ( clk => clk, reset => reset,
21               write_en => control_word.Dlen,
22               d_addr => control_word.Dsel,
23               d_in => d_bus,
24               a_addr => control_word.Asel,
25               a_out => a_pre_bus,
26               b_addr => control_word.Bsel,
27               b_out => b_pre_bus);
28
29   ALU: entity work.ALU (Behavioral)
30     port map ( a => a_pre_bus, b => b_pre_bus, alu_out => alu_out, func => control_word.
31               ALUfunc );
32
33   Program_Counter: entity work.generic_counter (Behavioral)
34     generic map ( bits => XLEN - 2)
35     port map (clk => clk, reset => reset, latch => pc_latch, enable => control_word
36               .PCle, d => alu_out(31 downto 2), q => pc(31 downto 2));
37   pc(1 downto 0) <= "00"; --hard set last 2 bits of pc to 00
38
39   BTU : entity work.BTU (Behavioral)
40     port map ( a => a_pre_bus, b => b_pre_bus, cond => control_word.BRcond, enable
41               => control_word.isBR, BTU_out => BTU_out);
42
43   a_bus <= pc when control_word.PCAsel = '1' else
44     a_pre_bus;
45   b_bus <= control_word.IMMBsel = '1' else
46     b_pre_bus;
47   d_bus <= pc when control_word.PCDsel = '1' else
48     alu_out;
49   pc_latch <= control_word.PCle or BTU_out; --might not needed. BTU_out might
50   just be PCle
51 end Behavioral;

```

Figure 3: Datapath

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use work.RISCV_package.all;
4  use IEEE.numeric_std.all;
5
6  entity ALU is
7  port (
8      a, b: in std_logic_vector(XLEN-1 downto 0);
9      alu_out: out std_logic_vector(XLEN-1 downto 0); --bit 0: 1 =
10         right/sub: 0 = left/add, --bit 3 to 1: 000 =
11         func : in std_logic_vector(3 downto 0)
12     );
13 end ALU;
14
15 architecture Behavioral of ALU is
16     signal add_sub_out, shift_out, slt_unsigned_out, slt_signed_out,
17     xor_out, or_out, and_out : std_logic_vector(XLEN-1 downto 0);
18     signal post_b: std_logic_vector(XLEN-1 downto 0);
19     signal shift_func : std_logic_vector (1 downto 0);
20
21 begin
22     --add/subtract
23     post_b <= b when func(0) = '0' else
24         std_logic_vector(-signed(b));
25     add_sub_out <= std_logic_vector(unsigned(a) + unsigned(post_b));
26
27     --shift
28     shift_func <= func(3) & func(0);
29     shifter: entity work.generic_shifter (Behavioral)
30     generic map (shamt_bits => XLEN_BITS)
31     port map ( din => a,
32         dout => shift_out,
33         shamt => b(4 downto 0),
34         func => shift_func);
35     --co =>
36
37     --set Less than
38     slt_unsigned_out <= std_logic_vector(to_unsigned(1,XLEN)) when
39     unsigned(a) < unsigned(b) else (others => '0');
40     slt_signed_out <= std_logic_vector(to_unsigned(1,XLEN)) when
41     signed(a) < signed(b) else (others => '0');
42
43     --Logicals
44     xor_out <= a xor b;
45     or_out <= a or b;
46     and_out <= a and b;
47
48     --out
49     with func(3 downto 1) select alu_out <=
50         add_sub_out when "000",
51         shift_out when "001"|"101",
52         slt_signed_out when "010",
53         slt_unsigned_out when "011",
54         xor_out when "100",
55         or_out when "110",
56         and_out when others;
57 end Behavioral;

```

Figure 5: ALU

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use work.mi_package.all;
5
6  entity generic_register_file is
7  generic(
8      word_len: integer := 32;
9      addr_bits: integer := 5
10  );
11  port (
12      clk, reset: in std_logic;
13      write_en: in std_logic;
14      d_addr: in std_logic_vector ( addr_bits-1 downto 0 );
15      d_in: in std_logic_vector ( word_len-1 downto 0 );
16      a_addr: in std_logic_vector ( addr_bits-1 downto 0 );
17      a_out : out std_logic_vector ( word_len-1 downto 0 );
18      b_addr: in std_logic_vector ( addr_bits-1 downto 0 );
19      b_out : out std_logic_vector ( word_len-1 downto 0 )
20  );
21 end generic_register_file;
22
23 architecture Behavioral of generic_register_file is
24     type signal_array is array ( 2**addr_bits-1 downto 0 ) of
25         std_logic_vector ( word_len-1 downto 0 );
26     signal array_reg: signal_array;
27     signal decoded : std_logic_vector ( 2**addr_bits-1 downto 0 );
28
29 begin
30     decoded <= decode( d_addr, write_en );
31
32     regs: for i in 1 to 2**addr_bits - 1 generate --only 2^addr_bits
33         - 1 register (so 31 for 5 address) as x0 is going to be grounded
34         regsi: entity work.generic_register ( Behavioral )
35         generic map ( bits => word_len )
36         port map ( clk => clk, reset => reset, enable => decoded(i),
37             d => d_in, q => array_reg(i));
38     end generate regs;
39     array_reg(0) <= ( others => '0' ); --x0 = 0
40     a_out <= array_reg ( to_integer( unsigned( a_addr ) ));
41     b_out <= array_reg ( to_integer( unsigned( b_addr ) ));
42 end Behavioral;

```

Figure 4: Register File


```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.numeric_std.ALL;
4  use IEEE.math_real.ALL;
5
6  entity generic_shifter is
7      Generic ( shamt_bits : natural := 2 );
8      Port ( din : in STD_LOGIC_VECTOR ( (2**shamt_bits)-1 downto 0);
9            dout : out STD_LOGIC_VECTOR ((2**shamt_bits)-1 downto 0);
10           shamt : in STD_LOGIC_VECTOR (shamt_bits - 1 downto 0);
11           func : in STD_LOGIC_VECTOR (1 downto 0); --01 = no shift, 00 = Left, 10 = right
12              logical, 11 right arithmetic
13           co : out STD_LOGIC);
14 end generic_shifter;
15
16 architecture Behavioral of generic_shifter is
17     type t_array is array ( integer range <> ) of std_logic_vector( (2**shamt_bits) downto 0
18     );
19     signal right_dsd_array : t_array (shamt_bits downto 0);
20     signal left_dsd_array : t_array (shamt_bits downto 0);
21     signal left : std_logic_vector ( (2**shamt_bits) downto 0);
22     signal right : std_logic_vector ( (2**shamt_bits) downto 0);
23
24 begin
25     left_dsd_array(0) <= '0' & din;
26     right_dsd_array(0) <= din & '0';
27     with func select left <=
28         (others => din( (2**shamt_bits)-1 )) when "11",
29         (others => '0') when others;
30     right <= (others => '0');
31
32     left_shift_loop: for i in shamt_bits-1 downto 0 generate
33         left_dsd_array(i+1) <= left_dsd_array(i)((2**shamt_bits)-(2**i)) downto 0) & right
34         (2**i-1 downto 0) when shamt(i) = '1' else left_dsd_array(i);
35     end generate left_shift_loop;
36
37     right_shift_loop: for i in shamt_bits-1 downto 0 generate
38         right_dsd_array(i+1) <= left(2**i-1 downto 0) & right_dsd_array(i)((2**shamt_bits)
39         downto (2**i) ) when shamt(i) = '1' else right_dsd_array(i);
40     end generate right_shift_loop;
41
42     with func select dout <=
43         din when "01",
44         left_dsd_array(shamt_bits)((2**shamt_bits)-1 downto 0) when "00",
45         right_dsd_array(shamt_bits)((2**shamt_bits) downto 1) when others;
46
47     with func select co <=
48         '0' when "01",
49         left_dsd_array(shamt_bits)(2**shamt_bits) when "00",
50         right_dsd_array(shamt_bits)((0)) when others;
51 end Behavioral;

```

Figure 7: Barrel Shifter

```

2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.numeric_std.all;
5
6
7  entity generic_counter is
8      generic ( bits : integer := 4 );
9      Port ( clk, reset, latch, enable : in STD_LOGIC;
10           d : in std_logic_vector ( bits-1 downto 0);
11           q : out STD_LOGIC_VECTOR ( bits-1 downto 0 ));
12 end generic_counter;
13
14 architecture Behavioral of generic_counter is
15     signal current_count : std_logic_vector ( bits-1 downto 0 ) := ( others => '0' );
16     signal next_count : std_logic_vector ( bits-1 downto 0 ) := ( others => '0' );
17     signal ctrl : std_logic_vector ( 2 downto 0 );
18
19 begin
20     --declare memory
21     current_count <= next_count when rising_edge( clk );
22     --next state logic
23     ctrl <= reset & latch & enable;
24     with ctrl select next_count <=
25         current_count when "000",
26         std_logic_vector ( unsigned ( current_count ) + 1 ) when "001",
27         d when "010"|"011",
28         (others => '0') when others;
29
30     --output logic
31     q <= current_count;
32 end Behavioral;
33

```

Figure 6: Generic Counter

Testbench

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use work.RISCV_package.all;
5
6
7  entity datapath_tb is
8  end datapath_tb;
9
10 architecture Behavioral of datapath_tb is
11     signal clk: std_logic := '1';
12     signal reset: std_logic := '0';
13     signal Asel : std_logic_vector(REGS_ADDR_BITS-1 downto 0) := "00000";
14     signal Bsel : std_logic_vector(REGS_ADDR_BITS-1 downto 0) := "00000";
15     signal Dsel : std_logic_vector(REGS_ADDR_BITS-1 downto 0) := "00000";
16     signal Dlen : std_logic := '0';
17     signal PCAsel : std_logic := '0';
18     signal IMMBsel : std_logic := '0';
19     signal PCDsel : std_logic := '0';
20     signal PCie : std_logic := '0';
21     signal PCle : std_logic := '0'; --might not needed
22     signal isBR : std_logic:= '0';
23     signal BRcond : std_logic_vector(2 downto 0):= "000";
24     signal ALUFunc : std_logic_vector(3 downto 0):= "0000";
25     signal IMM : std_logic_vector(31 downto 0) := "00000000000000000000000000000000";
26
27 begin
28     uut: entity work.datapath (Behavioral)
29     port map(
30         clk => clk,
31         reset => reset,
32         control_word.Asel => Asel,
33         control_word.Bsel => Bsel,
34         control_word.Dsel => Dsel,
35         control_word.Dlen => Dlen,
36         control_word.PCAsel => PCAsel,
37         control_word.IMMBsel => IMMBsel,
38         control_word.PCDsel => PCDsel,
39         control_word.PCie => PCie,
40         control_word.PCle => PCle,
41         control_word.isBR => isBR,
42         control_word.BRcond => BRcond,
43         control_word.ALUFunc => ALUFunc,
44         control_word.IMM => IMM
45     );
46
47     --clk
48     clk <= not clk after 5 ns;

```

```

49 test: process
50 begin
51     wait for 5 ns;
52     --reset in beginning
53     reset <= '1';
54     wait for 20 ns;
55     reset <= '0';
56
57     --add x0 + 56329378 -> x1
58     Asel <= "00000";
59     Bsel <= "00000";
60     Dsel <= "00001";
61     Dlen <= '1';
62     PCAsel <= '0';
63     IMMBsel <= '1';
64     PCDsel <= '0';
65     PCie <= '0';
66     PCle <= '0';
67     isBR <= '0';
68     BRcond <= "000";
69     ALUFunc <= "0000";
70     IMM <= std_logic_vector(to_unsigned(56329378,32));
71     wait for 10 ns;
72
73     --add x0 + 5 -> x1 (but no Dlen so nothing happens)
74     Dlen <= '0';
75     IMM <= std_logic_vector(to_unsigned(5,32));
76     wait for 10 ns;
77
78     --add x0 + x1 -> x0 (shouldn't do anything)
79     Bsel <= "00001";
80     Dsel <= "00000";
81     Dlen <= '1';
82     IMMBsel <= '0';
83     wait for 10 ns;

```

```

85 --add x0 + 1 -> x2
86 Bsel <= "00000";
87 Dsel <= "00010";
88 IMMBsel <= '1';
89 IMM <= std_logic_vector(to_unsigned(1,32));
90 wait for 10 ns;
91
92 --add x1 + x2 -> x31
93 Asel <= "00001";
94 Bsel <= "00010";
95 Dsel <= "11111";
96 IMMBsel <= '0';
97 wait for 10 ns;
98
99 --sub x1 - x2 -> x31
100 ALUFunc <= "0001";
101 wait for 10 ns;
102
103 --sub x1 - 13 -> x1
104 Bsel <= "00000";
105 Dsel <= "00001";
106 IMMBsel <= '1';
107 IMM <= std_logic_vector(to_unsigned(13,32));
108 wait for 10 ns;
109
110 --shift x0 left 5 -> x31 (should be 0) --100 ns
111 Asel <= "00000";
112 Bsel <= "00010";
113 Dsel <= "11111";
114 ALUFunc <= "0010";
115 IMM <= std_logic_vector(to_unsigned(5,32));
116 wait for 10 ns;
117

```

```

118 --shift x1 left 5 -> x31
119 Asel <= "00001";
120 Bsel <= "00000";
121 wait for 10 ns;
122
123 --shift x1 left x2 -> x31
124 Bsel <= "00010";
125 IMMBsel <= '0';
126 wait for 10 ns;
127
128 --shift x1 right 5 -> x31
129 Bsel <= "00000";
130 IMMBsel <= '1';
131 ALUFunc <= "1010";
132 wait for 10 ns;
133
134 --shift x1 right x2 -> x31
135 Bsel <= "00010";
136 IMMBsel <= '0';
137 wait for 10 ns;
138
139 --shift x1 right arithmetic 5 -> x31
140 Bsel <= "00000";
141 IMMBsel <= '1';
142 ALUFunc <= "1011";
143 wait for 10 ns;
144
145 --load number with 1 in msb in x1
146 Asel <= "00000";
147 Dsel <= "00001";
148 ALUFunc <= "0000";
149 IMM <= std_logic_vector(to_signed(-561234,32));
150 wait for 10 ns;
151
152 --shift x1 right logical 5 -> x31
153 Asel <= "00001";
154 Dsel <= "11111";
155 ALUFunc <= "1010";
156 IMM <= std_logic_vector(to_unsigned(5,32));
157 wait for 10 ns;
158
159 --shift x1 right arithmetic 5 -> x31
160 ALUFunc <= "1011";
161 wait for 10 ns;
162
163 --set less than signed x1 < 10 -> x31
164 ALUFunc <= "0100";
165 IMM <= std_logic_vector(to_signed(10,32));
166 wait for 10 ns;
167
168 --set less than signed x1 < -561234 -> x31 --200 ns
169 IMM <= std_logic_vector(to_signed(-561234,32));
170 wait for 10 ns;
171
172 --set less than signed x1 < -561236 -> x31
173 IMM <= std_logic_vector(to_signed(-561236,32));
174 wait for 10 ns;
175
176 --set less than signed x1 < x0 -> x31
177 IMMBsel <= '0';
178 IMM <= std_logic_vector(to_signed(10,32));
179 wait for 10 ns;
180
181 --set less than signed x2 < x0 -> x31
182 Asel <= "00010";
183 wait for 10 ns;
184
185 --set less than signed x1 < x1 -> x31
186 Asel <= "00001";
187 Bsel <= "00001";
188 wait for 10 ns;
189

```

```

190 --set less than unsigned x1 < 10 -> x31 --250 ns
191 Bsel <= "00000";
192 IMMBsel <= '1';
193 ALUFunc <= "0110";
194 IMM <= std_logic_vector(to_unsigned(10,32));
195 wait for 10 ns;
196
197 --set less than unsigned x1 < 4294406062 -> x31
198 IMM <= std_logic_vector(to_signed(-561234,32));
199 --just leaving as signed so its same value
200 wait for 10 ns;
201
202 --set less than unsigned x1 < -4294406064 -> x31
203 IMM <= std_logic_vector(to_signed(-561232,32));
204 --is greater than -561234 when interpreted unsigned
205 wait for 10 ns;
206
207 --set less than unsigned x1 < x0 -> x31
208 IMMBsel <= '0';
209 IMM <= std_logic_vector(to_signed(10,32));
210 wait for 10 ns;
211
212 --set less than unsigned x0 < x2 -> x31
213 Asel <= "00000";
214 Bsel <= "00010";
215 wait for 10 ns;
216
217 --set less than unsigned x1 < x1 -> x31 --300 ns
218 Asel <= "00001";
219 Bsel <= "00001";
220 wait for 10 ns;
221
222 --add x0 + 64334 -> x2
223 Asel <= "00000";
224 Bsel <= "00000";
225 Dsel <= "00010";
226 IMMBsel <= '1';
227 ALUFunc <= "0000";
228 IMM <= std_logic_vector(to_unsigned(64334,32));
229 wait for 10 ns;
230
231 -- x1 xor x2 -> x31
232 Asel <= "00001";
233 Bsel <= "00010";
234 Dsel <= "11111";
235 IMMBsel <= '0';
236 ALUFunc <= "1000";
237 wait for 10 ns;
238
239 -- x1 xor 53 -> x31
240 IMMBsel <= '1';
241 IMM <= std_logic_vector(to_unsigned(53,32));
242 wait for 10 ns;
243
244 -- x1 or x2 -> x31
245 IMMBsel <= '0';
246 ALUFunc <= "1100";
247 wait for 10 ns;
248
249 -- x1 or 53 -> x31 --350 ns
250 IMMBsel <= '1';
251 wait for 10 ns;
252
253 -- x1 and x2 -> x31
254 IMMBsel <= '0';
255 ALUFunc <= "1110";
256 wait for 10 ns;
257
258 -- x1 and 53 -> x31
259 IMMBsel <= '1';
260 wait for 10 ns;

```

```

260  -- add x0 and 19 -> PC (should only be 16 as takes of
    bottom 2 bits) and store PC -> x31
261  Asel    <= "00000";
262  PCDsel  <= '1';
263  PCle    <= '1';
264  ALUFunc <= "0000";
265  IMM     <= std_logic_vector(to_unsigned(19,32));
266  wait for 10 ns;
267
268  -- increment PC
269  Dlen    <= '0';
270  PCDsel  <= '0';
271  PCie    <= '1';
272  PCle    <= '0';
273  wait for 10 ns;
274
275  -- PC + x0 -> x31 --400 ns
276  Asel    <= "00001";
277  Bsel    <= "00000";
278  Dlen    <= '1';
279  IMMBsel <= '0';
280  PCDsel  <= '1';
281  PCie    <= '0';
282  wait for 10 ns;
283
284  -- PC + 16 -> PC
285  Asel    <= "00000";
286  Dlen    <= '0';
287  PCAsel  <= '1';
288  IMMBsel <= '1';
289  PCDsel  <= '0';
290  PCle    <= '1';
291  IMM     <= std_logic_vector(to_unsigned(16,32));
292  wait for 10 ns;
293
294  --branch to PC + 8 if x1 equal x1
295  Asel    <= "00001";
296  Bsel    <= "00001";
297  PCle    <= '0';
298  isBR    <= '1';
299  IMM     <= std_logic_vector(to_unsigned(8,32));
300  wait for 10 ns;
301
302  --branch to PC + 8 if x1 equal x2
303  Bsel    <= "00010";
304  wait for 10 ns;
305
306  --branch to PC + 8 if x1 not equal x1
307  Bsel    <= "00001";
308  BRcond  <= "001";
309  wait for 10 ns;
310
311  --branch to PC + 8 if x1 not equal x2 --450 ns
312  Bsel    <= "00010";
313  wait for 10 ns;
314
315  --branch to PC + 8 if x1 Less than x1 (signed)
316  Bsel    <= "00001";
317  BRcond  <= "100";
318  wait for 10 ns;
319
320  --branch to PC + 8 if x1 Less than x2 (signed)
321  Bsel    <= "00010";
322  wait for 10 ns;
323
324  --branch to PC + 8 if x2 Less than x1 (signed)
325  Asel    <= "00010";
326  Bsel    <= "00001";
327  wait for 10 ns;

```

```

329  --branch to PC + 8 if x1 greater than or equal to x1
    (signed)
330  Asel    <= "00001";
331  BRcond  <= "101";
332  wait for 10 ns;
333
334  --branch to PC + 8 if x1 greater than or equal to x2
    (signed) --500 ns
335  Bsel    <= "00010";
336  wait for 10 ns;
337
338  --branch to PC + 8 if x2 greater than or equal to x1
    (signed)
339  Asel    <= "00010";
340  Bsel    <= "00001";
341  wait for 10 ns;
342
343  --branch to PC + 8 if x1 Less than x1 (unsigned)
344  Asel    <= "00001";
345  BRcond  <= "110";
346  wait for 10 ns;
347
348  --branch to PC + 8 if x1 Less than x2 (unsigned)
349  Bsel    <= "00010";
350  wait for 10 ns;
351
352  --branch to PC + 8 if x2 Less than x1 (unsigned)
353  Asel    <= "00010";
354  Bsel    <= "00001";
355  wait for 10 ns;
356
357  --branch to PC + 8 if x1 greater than or equal to x1
    (unsigned) --550 ns
358  Asel    <= "00001";
359  BRcond  <= "111";
360  wait for 10 ns;
361
362  --branch to PC + 8 if x1 greater than or equal to x2
    (unsigned)
363  Bsel    <= "00010";
364  wait for 10 ns;
365
366  --branch to PC + 8 if x2 greater than or equal to x1
    (unsigned)
367  Asel    <= "00010";
368  Bsel    <= "00001";
369  wait for 10 ns;
370
371  wait;
372  end process;
373
374  end Behavioral;
375

```