


## Lab 3: Generic Adder/Subtractor and Generic Barrel Shifter

### -Overview-


In this lab, we're learning to use generics and the generate statement in VHDL to build flexible circuits. We'll first modify a 6-bit two's complement adder/subtractor to make it generic and test both 4-bit and 8-bit versions through simulation. Then, we'll design a generic multi-function barrel shifter that can perform different types of shifts, adjusting for various bit sizes. After verifying everything in simulation, we'll synthesize the shifter and test it on a Nexys A7 FPGA board.

### -Design-


8 bit adder/subtractor design




4 bit adder/subtractor design




## 4 bit input (2 shift bits) barrel shifter design



## 8 bit input (3 shift bits) barrel shifter design




## 16 bit input (4 shift bits) barrel shifter design




## -Simulation- -Adder/Subtractor-


4 bit adder example:  $6 + (-7) = -1$ : no carry out




4 bit subtractor example:  $-6 - (2) = -8$ : no overflow



8 bit adder example:  $161 + 108 = 13$  (269 -256): carry out asserted



8 bit subtractor example:  $-5 - (70) = -75$ : no overflow




-Barrel Shifter-


Func = "00" so no change from input to output




Func = "01": logical shift left by 3 bits which multiplies the input by  $2^{*3}=8$



Func = "10": logical shift left by 4 bits which divides the input by  $2^{**}4=16$




Func = "11": arithmetic shift left by 2 bits which divides the input by  $2^{**}2=4$   
 Example of 0 being filled in as that is the sign bit




Func = "11": arithmetic shift left by 2 bits which divides the input by  $2^{**}2=4$   
 Example of 1 being filled in as that is the sign




## Left shift with a co = '0'




## Left shift with a co = '1'



## Right shift with a co = '0'




Right shift with a co = '1'




4 bit shifter overview

\*\*Notice how you can see the steps of green as the shift amount increases




4 bit shifter example: 0100 shifted by 1 left = 1000



## 16 bit shifter overview

\*\*Notice how you can see the steps of green as the shift amount increases



16 bit shifter example: arithmetic shift right 011111111110001 shifted right 7 is  
0000000011111111

\*\*Notice that when the msb is 0, zeros are filled in, but when msb is 1, 1s are filled in.




### -Implemented Design Verification-

- 8 rightmost switches are the input number (din)
- 3 leftmost switches are the shift amount (shamt)
- Switches 11 and 10 are the function (func)
- 8 rightmost LEDs are the output number (dout)
- Leftmost LED is the carry out bit (co)



Func = "00": No change to output



Func = "01": shift left by 3: 01110101 → 10101000



Func = "10": shift right by 3: 01011111 → 00001011



Func = "11": arithmetic shift right by 3: 01011111 → 00001011

\*\*0 are filled in as msb = 0



Func = "11": arithmetic shift right by 3: 11011111 → 11111011

\*\*1 are filled in as msb = 1



Example of  $co = 0$  after shift left 5:  $10010101 \rightarrow 10100000$




Example of  $co = 1$  after shift left 5:  $10011101 \rightarrow 10100000$



Example of  $co = 0$  after shift right 1:  $10010100 \rightarrow 01001010$



Example of  $co = 1$  after shift right 1:  $10010101 \rightarrow 01001010$



### -Conclusion-

In conclusion, this lab was a great learning experience, especially when it came to mastering the generics and generate statements in VHDL. Initially, I struggled with some of the VHDL syntax, but after working through those challenges, I successfully created the adder/subtractor and multi-function barrel shifter. Simulations confirmed that both designs worked as expected, and I was able to implement the shifters without any major issues. This lab helped solidify my understanding of VHDL, and I now feel more confident tackling complex designs in the future.

## -Appendix- -adder/subtractor- Main VHDL

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.numeric_std.all;
4
5  entity adder_nbits is
6      generic ( bits : integer := 6 );
7      Port ( a : in STD_LOGIC_VECTOR (bits-1 downto 0);
8            b : in STD_LOGIC_VECTOR (bits-1 downto 0);
9            add_sub : in STD_LOGIC;
10           r : out STD_LOGIC_VECTOR (bits-1 downto 0);
11           carry_out : out STD_LOGIC;
12           overflow : out STD_LOGIC);
13  end adder_nbits;
14
15  architecture Behavioral of adder_nbits is
16      signal bxor : std_logic_vector ( bits-1 downto 0 );
17      signal add_sub_vector : std_logic_vector ( bits - 1 downto 0 );
18
19      signal r4_0 : std_logic_vector ( bits downto 0 );
20
21      signal b5 : std_logic_vector ( 2 downto 0 );
22      signal a5 : std_logic_vector ( 2 downto 0 );
23      signal r5 : std_logic_vector ( 2 downto 0 );
24
25  begin
26
27      add_sub_vector <= ( others => add_sub );
28      bxor <= b xor add_sub_vector;
29
30      r4_0 <= std_logic_vector ( unsigned( '0' & bxor(bits-2 downto 0) & add_sub ) + unsigned ( '0' & a(bits-2 downto 0) & add_sub ) );
31
32      b5 <= '0' & bxor(bits-1) & r4_0(bits);
33      a5 <= '0' & a(bits-1) & r4_0(bits);
34      r5 <= std_logic_vector ( unsigned( b5 ) + unsigned ( a5 ) );
35
36      r <= r5(1) & r4_0(bits-1 downto 1);
37      carry_out <= r5(2);
38      overflow <= r5(2) xor r4_0(bits);
39  end Behavioral;
40
41

```

## Testbench VHDL

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.numeric_std.ALL;
4  --use IEEE.math_real.ALL;
5
6  entity adder_nbits_testbench is
7  end adder_nbits_testbench;
8
9  architecture Behavioral of adder_nbits_testbench is
10      constant bits : integer := 4;
11      signal a : std_logic_vector ( bits-1 downto 0 ) := ( others => '0' );
12      signal b : std_logic_vector ( bits-1 downto 0 ) := ( others => '0' );
13      signal add_sub : std_logic := '0'; -- 0 = add, 1 = sub
14      signal r : std_logic_vector ( bits-1 downto 0 ) := ( others => '0' );
15      signal carry_out : std_logic := '0';
16      signal overflow : std_logic := '0';
17
18  begin
19
20      uut : entity work.adder_nbits ( Behavioral )
21          generic map ( bits => bits )
22          port map (
23              a => a,
24              b => b,
25              add_sub => add_sub,
26              r => r,
27              carry_out => carry_out,
28              overflow => overflow);
29
30      a <= std_logic_vector ( unsigned ( a ) + 1 ) after 10 ns;
31      b <= std_logic_vector ( unsigned ( b ) + 1 ) after 160 ns; -- 10 * ( 2**bits )
32      add_sub <= not add_sub after 2560 ns; -- 10 * ( 2**(2*bits) )
33
34  end Behavioral;
35
36

```



## -Barrel Shifter- Main VHDL

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.numeric_std.ALL;
4  use IEEE.math_real.ALL;
5
6  entity generic_shifter is
7      Generic ( shift_bits : natural := 2 );
8      Port ( din : in STD_LOGIC_VECTOR ( (2**shift_bits)-1 downto 0);
9            dout : out STD_LOGIC_VECTOR ((2**shift_bits)-1 downto 0);
10           shamt : in STD_LOGIC_VECTOR (shift_bits - 1 downto 0);
11           func : in STD_LOGIC_VECTOR (1 downto 0);
12           co : out STD_LOGIC);
13 end generic_shifter;
14
15 architecture Behavioral of generic_shifter is
16     type t_array is array ( integer range <> ) of std_logic_vector( (2**shift_bits) downto 0 );
17     signal right_dsd_array : t_array (shift_bits downto 0);
18     signal left_dsd_array : t_array (shift_bits downto 0);
19     signal left : std_logic_vector ( (2**shift_bits) downto 0);
20     signal right : std_logic_vector ( (2**shift_bits) downto 0);
21
22 begin
23     left_dsd_array(0) <= '0' & din;
24     right_dsd_array(0) <= din & '0';
25     with func select left <=
26         (others => din( (2**shift_bits)-1 ) ) when "11",
27         (others => '0') when others;
28     right <= (others => '0');
29
30     left_shift_loop: for i in shift_bits-1 downto 0 generate
31         left_dsd_array(i+1) <= left_dsd_array(i)((2**shift_bits)-(2**i)) downto 0 & right(2**i-1 downto 0) when shamt(i) = '1' else left_dsd_array(i);
32     end generate left_shift_loop;
33
34     right_shift_loop: for i in shift_bits-1 downto 0 generate
35         right_dsd_array(i+1) <= left(2**i-1 downto 0) & right_dsd_array(i)((2**shift_bits) downto (2**i) ) when shamt(i) = '1' else right_dsd_array(i);
36     end generate right_shift_loop;
37
38     with func select dout <=
39         din when "00",
40         left_dsd_array(shift_bits)((2**shift_bits)-1 downto 0) when "01",
41         right_dsd_array(shift_bits)((2**shift_bits) downto 1) when others;
42
43     with func select co <=
44         '0' when "00",
45         left_dsd_array(shift_bits)(2**shift_bits) when "01",
46         right_dsd_array(shift_bits)((0) ) when others;
47 end Behavioral;
48

```

## Testbench VHDL

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.NUMERIC_STD.ALL;
4  use IEEE.math_real.ALL;
5
6
7  entity generic_shifter_tb is
8  end generic_shifter_tb;
9
10 architecture Behavioral of generic_shifter_tb is
11     constant shift_bits : natural := 2;
12     constant delay1 : natural := 2**((2**shift_bits)) * 10;
13     constant delay2 : natural := 2**((2**shift_bits)+shift_bits) * 10;
14     signal din : STD_LOGIC_VECTOR ((2**shift_bits)-1 downto 0) := (others => '0');
15     signal dout : STD_LOGIC_VECTOR ((2**shift_bits)-1 downto 0) := (others => '0');
16     signal shamt : STD_LOGIC_VECTOR (shift_bits-1 downto 0) := (others => '0');
17     signal func : std_logic_vector (1 downto 0) := (others => '0');
18     signal co : STD_LOGIC := '0';
19
20 begin
21
22     uut : entity work.generic_shifter ( Behavioral )
23         generic map ( shift_bits => shift_bits)
24         port map (
25             din => din,
26             dout => dout,
27             shamt => shamt,
28             func => func,
29             co => co);
30
31     din <= std_logic_vector( unsigned ( din ) + 1 ) after 10 ns;
32     shamt <= std_logic_vector( unsigned ( shamt ) + 1 ) after delay1 * 1 ns;
33     func <= std_logic_vector( unsigned ( func ) + 1 ) after delay2 * 1 ns;
34
35 end Behavioral;
36

```

## Constraint File

```

12 set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS33} [get_ports {din[0]}]
13 set_property -dict {PACKAGE_PIN L16 IOSTANDARD LVCMOS33} [get_ports {din[1]}]
14 set_property -dict {PACKAGE_PIN M13 IOSTANDARD LVCMOS33} [get_ports {din[2]}]
15 set_property -dict {PACKAGE_PIN R15 IOSTANDARD LVCMOS33} [get_ports {din[3]}]
16 set_property -dict {PACKAGE_PIN R17 IOSTANDARD LVCMOS33} [get_ports {din[4]}]
17 set_property -dict {PACKAGE_PIN T18 IOSTANDARD LVCMOS33} [get_ports {din[5]}]
18 set_property -dict {PACKAGE_PIN U18 IOSTANDARD LVCMOS33} [get_ports {din[6]}]
19 set_property -dict {PACKAGE_PIN R13 IOSTANDARD LVCMOS33} [get_ports {din[7]}]
20 #set_property -dict {PACKAGE_PIN T8 IOSTANDARD LVCMOS18} [get_ports {}]
21 #set_property -dict {PACKAGE_PIN U8 IOSTANDARD LVCMOS18} [get_ports {}]
22 set_property -dict {PACKAGE_PIN R16 IOSTANDARD LVCMOS33} [get_ports {func[0]}]
23 set_property -dict {PACKAGE_PIN T13 IOSTANDARD LVCMOS33} [get_ports {func[1]}]
24 #set_property -dict {PACKAGE_PIN H6 IOSTANDARD LVCMOS33} [get_ports {}]
25 set_property -dict {PACKAGE_PIN U12 IOSTANDARD LVCMOS33} [get_ports {shamt[0]}]
26 set_property -dict {PACKAGE_PIN U11 IOSTANDARD LVCMOS33} [get_ports {shamt[1]}]
27 set_property -dict {PACKAGE_PIN V10 IOSTANDARD LVCMOS33} [get_ports {shamt[2]}]
28
29 ## LEDs
30 set_property -dict {PACKAGE_PIN H17 IOSTANDARD LVCMOS33} [get_ports {dout[0]}]
31 set_property -dict {PACKAGE_PIN K15 IOSTANDARD LVCMOS33} [get_ports {dout[1]}]
32 set_property -dict {PACKAGE_PIN J13 IOSTANDARD LVCMOS33} [get_ports {dout[2]}]
33 set_property -dict {PACKAGE_PIN N14 IOSTANDARD LVCMOS33} [get_ports {dout[3]}]
34 set_property -dict {PACKAGE_PIN R18 IOSTANDARD LVCMOS33} [get_ports {dout[4]}]
35 set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports {dout[5]}]
36 set_property -dict {PACKAGE_PIN U17 IOSTANDARD LVCMOS33} [get_ports {dout[6]}]
37 set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports {dout[7]}]
38 #set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33} [get_ports {leds[8]}]
39 #set_property -dict {PACKAGE_PIN T15 IOSTANDARD LVCMOS33} [get_ports {leds[9]}]
40 #set_property -dict {PACKAGE_PIN U14 IOSTANDARD LVCMOS33} [get_ports {leds[10]}]
41 #set_property -dict {PACKAGE_PIN T16 IOSTANDARD LVCMOS33} [get_ports {leds[11]}]
42 #set_property -dict {PACKAGE_PIN V15 IOSTANDARD LVCMOS33} [get_ports {leds[12]}]
43 #set_property -dict {PACKAGE_PIN V14 IOSTANDARD LVCMOS33} [get_ports {leds[13]}]
44 #set_property -dict {PACKAGE_PIN V12 IOSTANDARD LVCMOS33} [get_ports {carry_out}]
45 set_property -dict {PACKAGE_PIN V11 IOSTANDARD LVCMOS33} [get_ports {co}]
46

```