

Lab 7a: Pulse Modulator


-Overview-

In this multi-week lab, we will design and implement an APB pulse modulation (PM) device to integrate with a microprocessor system. Starting with a basic pulse-width modulator (PWM), we will progressively enhance the design by adding features like a FIFO memory with interrupts and Pulse Density Modulation (PDM). Using VHDL in Vivado, we will create a top-level entity that supports multiple channels, implement a decoder and multiplexer for APB communication, and test the device through simulation and on an FPGA board with provided code. This lab will help us improve our VHDL skills, build moderately complex hardware, and interface custom modules with a CPU. Our final submission will include a PDF report, VHDL code, and a hardware demonstration.

-Design-


Highest Level

This level just organizes all the signals in and out of each channel and onto the apb bus. The reset is un-inverted. The select, enable, and write bits are ANDed together and decoded to select the appropriate channel to write to. To read, all the signals are routed through a mux controlled by the appropriate apb address bites.




Channel Level

At this level, you can see the clock divider that divides the clock based on the value of the CDR. Then that clock goes into the base counter, that counts to a value before it resets at the value of the BCR. The base counter value is compared to the DCR, and when the DCR is greater than the base counter value, the output will be high. Right before it exits the channel, it goes through an AND gate and mux that controls whether the output is enabled or inverted based on the values of IO and OE.




PM Registers Level

These registers are organized a lot like a register file. The output is selected by the address with a mux routing each register output. The 2 AND gates are used to only write to the CDR and BCR if OE is low, and they are selected to write. The decoder is to select the correct register.




CSR Register

In the CSR, there are 3 main registers that are used to store the read/write values, the FIL value, and the OE. The other register can only be written to if the OE is low, which is the purpose of the AND gate master enable. The reset FIFO is write only, so no storage is needed and only needs to be high if the CSR is enabled and the bit is written high. On the right, you can see that the output is organized so the top 5 bits are the FIL register, then some 0 padding, some FIFO information that is just passed through, some more 0 padding including the reset FIFO bit, and the reset of the read/write bits including OE.




-Simulation -

In this first simulation, you can see that the Output signal (purple) is properly adjusting to the values being written to in the DCR. Furthermore, the base clock at the bottom is being properly divided. The enable is bit is also high when on as it should be. Toward the end, you can see the device is disabled for a clock cycle and the enable goes low. After the output is disabled, the signal is inverted, and you can see the output is inverted to what it was before.



In this simulation, you can see that another channel (yellow) can be operated completely independent of the others. During that last part of the simulation, I tried to write to the CDR and BCR, and the values did not change as the device was enabled.



-Implemented Design Verification-

Device at 100%



Device at 10%



Device at 30%



Device at 70%



-Conclusion-

Overall, the lab took some time but went pretty well. It took a bit to wrap my head around the organization of all the registers and such, as I am not used to getting a guide like the one provided and working off that. The programming was definitely the most finicky part as I could not get the terminal to write to the FPGA. In the end, I just hard coded the values to the registers, and it worked as expected.

-Appendix- Main VHDL

LDP_001_PM

```

1: library IEEE;
2: use IEEE.STD_LOGIC_1164.ALL;
3: use IEEE.numeric_std.all;
4: use work.m1_package.all;
5:
6: entity LDP_001_PM is
7:   generic ( channels : integer := 5 );
8:   port (
9:     -- Clock and reset
10:    axi_aclik      :in std_logic;
11:    axi_arst_n     :in std_logic;
12:    -- The APB port
13:    s_apb_paddr    :in std_logic_vector(31 downto 0);
14:    s_apb_psel     :in std_logic;
15:    s_apb_penable  :in std_logic;
16:    s_apb_pwrite   :in std_logic;
17:    s_apb_pwdata   :in std_logic_vector(31 downto 0);
18:    s_apb_pready   :out std_logic := '0';
19:    s_apb_prdata   :out std_logic_vector(31 downto 0) := (others => '0');
20:    s_apb_pslverr  :out std_logic := '0';
21:    -- Port to drive the LEDs
22:    PM_out         :out std_logic_vector(channels-1 downto 0);
23:    enabled        :out std_logic_vector(channels-1 downto 0)
24:  );
25:   ATTRIBUTE X_INTERFACE_INFO : STRING;
26: end LDP_001_PM;
27:
28: architecture Behavioral of LDP_001_PM is
29:   ATTRIBUTE X_INTERFACE_INFO of s_apb_paddr : SIGNAL is
30:     "xilinx.com:interface:apb:1.0 S_APB_PADDR";
31:   ATTRIBUTE X_INTERFACE_INFO of s_apb_psel : SIGNAL is
32:     "xilinx.com:interface:apb:1.0 S_APB_PSEL";
33:   ATTRIBUTE X_INTERFACE_INFO of s_apb_penable : SIGNAL is
34:     "xilinx.com:interface:apb:1.0 S_APB_PENABLE";
35:   ATTRIBUTE X_INTERFACE_INFO of s_apb_pwrite : SIGNAL is
36:     "xilinx.com:interface:apb:1.0 S_APB_PWRITE";
37:   ATTRIBUTE X_INTERFACE_INFO of s_apb_pwdata : SIGNAL is
38:     "xilinx.com:interface:apb:1.0 S_APB_PWDATA";
39:   ATTRIBUTE X_INTERFACE_INFO of s_apb_pready : SIGNAL is
40:     "xilinx.com:interface:apb:1.0 S_APB_PREADY";
41:   ATTRIBUTE X_INTERFACE_INFO of s_apb_prdata : SIGNAL is
42:     "xilinx.com:interface:apb:1.0 S_APB_PRDATA";
43:   ATTRIBUTE X_INTERFACE_INFO of s_apb_pslverr : SIGNAL is
44:     "xilinx.com:interface:apb:1.0 S_APB_PSLVERR";
45:
46:   -- Define any signals that your architecture needs.
47:   signal axi_arst : std_logic;
48:   signal enable_port : std_logic_vector ( 7 downto 0 );
49:   type signal_array is array ( 4 downto 0 ) of std_logic_vector ( 31 downto 0 );
50:   signal output_array : signal_array;
51: begin
52:
53:   enable <= s_apb_psel and s_apb_penable and s_apb_pwrite;
54:   axi_arst <= not(axi_arst_n);
55:   enable_port <= decode ( s_apb_paddr( 6 downto 4 ), enable );
56:
57:
58:   channel : for i in 0 to channels-1 generate
59:     PM_channel: entity work.channels ( Behavioral )
60:     port map (
61:       clk => axi_aclik,
62:       reset => axi_arst,
63:       wen => enable_port(i),
64:       w_addr => s_apb_paddr(31 downto 0),
65:       r_addr => s_apb_paddr(31 downto 0),
66:       d => s_apb_pwdata,
67:       q => output_array(i),
68:       output => PM_out(i),
69:       output_enabled => enabled(i)
70:     );
71:   end generate;
72:
73:   --APB Outputs
74:   s_apb_pready <= '1';
75:   s_apb_pslverr <= '0';
76:   s_apb_prdata <= output_array( to_integer ( unsigned ( s_apb_paddr (31 downto 4) ) ) );
77: end Behavioral;

```

Channel (although there are error lines in the code, it was more of a warning and the code elaborated, synthesized, and implemented fine)

```

1: library IEEE;
2: use IEEE.STD_LOGIC_1164.ALL;
3: use IEEE.Numeric_std.ALL;
4:
5: entity channels is
6:   Port (
7:     clk, reset, wen : in std_logic;
8:     w_addr, r_addr : in std_logic_vector ( 31 downto 0 );
9:     d : in std_logic_vector ( 31 downto 0 );
10:    q : out std_logic_vector ( 31 downto 0 );
11:    output, output_enabled : out std_logic
12:  );
13: end channels;
14:
15: architecture Behavioral of channels is
16:   signal div_clk_vector : std_logic_vector ( 15 downto 0 );
17:   signal div_clk, base_reset, base_clk, compared : std_logic;
18:   signal compare_val : std_logic_vector (15 downto 0 );
19:   signal OE, IO, S_LFM, PDMM, IE, RF, FF, FE, IA : std_logic;
20:   signal FIL : std_logic_vector ( 4 downto 0 );
21:   signal CDR, BCR, DCR : std_logic_vector (15 downto 0 );
22:
23: begin
24:
25:   PM_registers : entity work.PM_regs ( Behavioral )
26:   port map (
27:     clk => clk, reset => reset, wen => wen, w_addr => w_addr, r_addr => r_addr, d => d,
28:     FF_in => '0', FE_in => '0', IA_in => '0',
29:     q => q, OE => OE, IO => IO, S_LFM => S_LFM, PDMM => PDMM, IE => IE, RF => RF,
30:     FF => FF, FE => FE, IA => IA, FIL => FIL,
31:     CDR => CDR, BCR => BCR, DCR => DCR );
32:
33:   modulo_clock_div : entity work.generic_counter ( Behavioral )
34:   generic map ( bits => 16 )
35:   port map ( clk => clk, reset => div_clk or reset, q => div_clk_vector );
36:
37:   div_clk <= '1' when div_clk_vector = CDR else '0';
38:
39:   --base counter
40:   base_clk <= clk and div_clk;
41:   base_counter : entity work.generic_counter ( Behavioral )
42:   generic map ( bits => 16 )
43:   port map ( clk => base_clk, reset => base_reset or reset, q => compare_val );
44:
45:   base_reset <= '1' when DCR = BCR else '0';
46:
47:   compared <= '1' when DCR > compare_val else '0';
48:   output <= not IO when (compared and OE) = '1' else IO;
49:   output_enabled <= OE;
50: end Behavioral;

```

PM_Registers

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4 use work.m1_package.all;
5
6 --use UNISIM.VComponents.all;
7
8 entity PM_regs is
9   Port (
10     clk, reset, wen : in STD_LOGIC;
11     w_addr, r_addr : in STD_LOGIC_VECTOR (31 downto 0);
12     d : in STD_LOGIC_VECTOR (31 downto 0);
13     FF_in, FE_in, IA_in : in STD_LOGIC;
14
15     q : out STD_LOGIC_VECTOR (31 downto 0);
16     OE, IO, SLPW, PDMM, IE, RF, FE, IA : out STD_LOGIC;
17     FIL : out std_logic_vector (4 downto 0);
18     CDR, BCR, DCR : out std_logic_vector (15 downto 0)
19   );
20 end PM_regs;
21
22 architecture Behavioral of PM_regs is
23   type signal_array is array (3 downto 0) of std_logic_vector (31 downto 0);
24   signal array_reg : signal_array;
25   signal decoded : std_logic_vector (3 downto 0);
26   signal i_oe, cdr_en, bcr_en, dcr_en : std_logic;
27 begin
28   decoded <= decode(w_addr(3 downto 2), wen);
29
30   CSR : entity work.PM_CSR ( Behavioral )
31     port map ( clk => clk, reset => reset, wen => decoded(0), d => d,
32               FF_in => FF_in, FE_in => FE_in, IA_in => IA_in,
33               q => array_reg(0), OE => i_oe, IO => IO, SLPW => SLPW, PDMM => PDMM, IE => IE,
34               RF => RF, FE => FE, FE => FE, IA => IA, FIL => FIL );
35
36   OE <= i_oe;
37
38   cdr_en <= decoded(1) and not i_oe;
39   CDR_reg : entity work.generic_register ( Behavioral )
40     generic map ( bits => 16 )
41     port map ( clk => clk, reset => reset, enable => cdr_en,
42               d => d(15 downto 0), q => array_reg(1)(15 downto 0));
43
44   bcr_en <= decoded(2) and not i_oe;
45   BCR_reg : entity work.generic_register ( Behavioral )
46     generic map ( bits => 16 )
47     port map ( clk => clk, reset => reset, enable => bcr_en,
48               d => d(15 downto 0), q => array_reg(2)(15 downto 0));
49
50   dcr_en <= decoded(3);
51   DCR_reg : entity work.generic_register ( Behavioral )
52     generic map ( bits => 16 )
53     port map ( clk => clk, reset => reset, enable => dcr_en,
54               d => d(15 downto 0), q => array_reg(3)(15 downto 0));
55
56   array_reg(1)(31 downto 16) <= ( others => '0' );
57   array_reg(2)(31 downto 16) <= ( others => '0' );
58   array_reg(3)(31 downto 16) <= ( others => '0' );
59
60   q <= array_reg ( to_integer(unsigned( r_addr (3 downto 2))) );
61   CDR <= array_reg(1)(15 downto 0);
62   BCR <= array_reg(2)(15 downto 0);
63   DCR <= array_reg(3)(15 downto 0);
64
65 end Behavioral;
66
67

```

PM_CSR

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5
6
7 entity PM_CSR is
8   Port ( clk, reset, wen : in std_logic;
9         d : in STD_LOGIC_VECTOR (31 downto 0);
10        FF_in, FE_in, IA_in : in STD_LOGIC;
11        q : out std_logic_vector (31 downto 0);
12        OE, IO, SLPW, PDMM, IE, RF, FE, FE, IA : out STD_LOGIC;
13        FIL : out std_logic_vector (4 downto 0)
14      );
15 end PM_CSR;
16
17 architecture Behavioral of PM_CSR is
18   signal master_enable : std_logic;
19   signal q_oe : std_logic_vector (0 downto 0);
20   signal q_rw : std_logic_vector (3 downto 0);
21   signal q_fil : std_logic_vector (4 downto 0);
22 begin
23   master_enable <= wen and not q_oe(0);
24   --output enable register
25   oe_reg : entity work.generic_register ( Behavioral )
26     generic map ( bits => 1 )
27     port map ( clk => clk, reset => reset, enable => wen,
28               d => d(0 downto 0), q => q_oe );
29
30   --regular read/write data register
31   rw_reg : entity work.generic_register ( Behavioral )
32     generic map ( bits => 4 )
33     port map ( clk => clk, reset => reset, enable => master_enable,
34               d => d(4 downto 1), q => q_rw );
35
36   --fifo Interrupt level
37   fil_reg : entity work.generic_register ( Behavioral )
38     generic map ( bits => 5 )
39     port map ( clk => clk, reset => reset, enable => master_enable,
40               d => d(31 downto 27), q => q_fil );
41
42   --map outputs
43   q <= q_fil & "0000000000000000" & IA_in & FE_in & FF_in & "000" & q_rw & q_oe;
44   OE <= q_oe(0);
45   IO <= q_rw(0);
46   SLPW <= q_rw(1);
47   PDMM <= q_rw(2);
48   IE <= q_rw(3);
49   RF <= master_enable and d(5);
50   FIL <= q_fil;
51   FE <= FE_in;
52   FE <= FE_in;
53   FE <= FE_in;
54   IA <= IA_in;
55
56 end Behavioral;
57

```

Testbench VHDL

```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use work.APB_test_package.all;
4
5 -- Uncomment the following library declaration if using
6 -- arithmetic functions with Signed or Unsigned values
7 use IEEE.NUMERIC_STD.ALL;
8
9 entity APB_PM_testbench is
10   end APB_PM_testbench;
11
12 architecture Behavioral of APB_PM_testbench is
13   signal axi_aclk, axi_arst_n : std_logic := '0';
14   signal apb : apb_bus_t;
15   signal PM_out_enabled : std_logic_vector(4 downto 0);
16   signal interrupt, pready, pslverr : std_logic;
17   signal prdata : std_logic_vector(31 downto 0);
18
19 begin
20   apb.pready <= pready;
21   apb.prdata <= prdata;
22   apb.pslverr <= pslverr;
23
24   axi_aclk <= not axi_aclk after 5 ns;
25   axi_arst_n <= '1' after 20 ns;
26
27   uut : entity work.LDP_001_PM (behavioral)
28     port map(
29       axi_aclk => axi_aclk,
30       axi_arst_n => axi_arst_n,
31       s_apb_paddr => apb.paddr,
32       s_apb_psel => apb.psel,
33       s_apb_penable => apb.penable,
34       s_apb_pwrite => apb.pwrite,
35       s_apb_pwdata => apb.pwdata,
36       s_apb_pready => pready,
37       s_apb_prdata => prdata,
38       s_apb_pslverr => pslverr,
39       -- Port to dr
40       PM_out => PM_out,
41       enabled => enabled,
42       --interrupt => interrupt
43     );
44

```



```

44
45 test: process
46 begin
47   apb.pready <= 'Z';
48   apb.prdata <= (others => 'Z');
49   apb.pslverr <= 'Z';
50   APB_reset_wait(axi_aclk,axi_arst_n,apb);
51   wait for 10 ns;
52
53   -----
54   -- set clk to divide by two
55   APB_write(axi_aclk,x"00000004",x"00000001",apb,pready,pslverr,prdata);
56
57   -- set base cycle time to 8 divisions
58   APB_write(axi_aclk,x"00000008",x"00000007",apb,pready,pslverr,prdata);
59   -----
60   -- enable output, PwM mode
61   APB_write(axi_aclk,x"00000000",x"00000001",apb,pready,pslverr,prdata);
62
63   wait for 1000 ns;
64   -- go to 25% duty
65   APB_write(axi_aclk,x"0000000C",x"00000002",apb,pready,pslverr,prdata);
66
67   wait for 1000 ns;
68   -- go to 50% duty
69   APB_write(axi_aclk,x"0000000C",x"00000004",apb,pready,pslverr,prdata);
70
71   wait for 1000 ns;
72   -- go to 75% duty
73   APB_write(axi_aclk,x"0000000C",x"00000006",apb,pready,pslverr,prdata);
74
75   -- wait for 1000 ns;
76   -- go to 100% duty
77   APB_write(axi_aclk,x"0000000C",x"00000008",apb,pready,pslverr,prdata);
78
79   wait for 1000 ns;
80   --disable output
81   APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata);
82
83   --invert output and enable
84   APB_write(axi_aclk,x"00000000",x"00000003",apb,pready,pslverr,prdata);
85   wait for 1000 ns;
86   APB_write(axi_aclk,x"0000000C",x"00000001",apb,pready,pslverr,prdata);
87   --next output port
88   -- set clk to same clk
89   APB_write(axi_aclk,x"00000014",x"00000000",apb,pready,pslverr,prdata);
90
91   -- set base cycle time to 8 divisions
92   APB_write(axi_aclk,x"00000018",x"00000009",apb,pready,pslverr,prdata);
93   -- enable output, PwM mode
94   APB_write(axi_aclk,x"00000010",x"00000001",apb,pready,pslverr,prdata);
95
96   wait for 1000 ns;
97   -- go to 10% duty
98   APB_write(axi_aclk,x"0000001C",x"00000001",apb,pready,pslverr,prdata);
99
100   wait for 1000 ns;
101   -- go to 40% duty
102   APB_write(axi_aclk,x"0000001C",x"00000004",apb,pready,pslverr,prdata);
103
104   --try to write to CSR while enabled
105   wait for 1000 ns;
106   APB_write(axi_aclk,x"00000010",x"00000003",apb,pready,pslverr,prdata);
107
108   --try to write to CDR and BCR while enabled
109   wait for 1000 ns;
110   APB_write(axi_aclk,x"00000014",x"00000045",apb,pready,pslverr,prdata);
111   APB_write(axi_aclk,x"00000018",x"00000023",apb,pready,pslverr,prdata);
112
113

```

Constraint File

```

96 ##Pmod Header JB
97 set_property -dict { PACKAGE_PIN D14 IOSTANDARD LVCMOS33 } [get_ports { PM_out_0[1] }]; #IO_L1P_T0_AD0P_15 Sch=jb[1]
98 set_property -dict { PACKAGE_PIN F16 IOSTANDARD LVCMOS33 } [get_ports { PM_out_0[2] }]; #IO_L14N_T2_SRCC_15 Sch=jb[2]
99 set_property -dict { PACKAGE_PIN G16 IOSTANDARD LVCMOS33 } [get_ports { PM_out_0[3] }]; #IO_L13N_T2_MRCC_15 Sch=jb[3]
100 set_property -dict { PACKAGE_PIN H14 IOSTANDARD LVCMOS33 } [get_ports { PM_out_0[4] }]; #IO_L15P_T2_DQS_15 Sch=jb[4]
101 set_property -dict { PACKAGE_PIN E16 IOSTANDARD LVCMOS33 } [get_ports { enabled_0[1] }]; #IO_L11N_T1_SRCC_15 Sch=jb[7]
102 set_property -dict { PACKAGE_PIN F13 IOSTANDARD LVCMOS33 } [get_ports { enabled_0[2] }]; #IO_L5P_T0_AD0P_15 Sch=jb[8]
103 set_property -dict { PACKAGE_PIN G13 IOSTANDARD LVCMOS33 } [get_ports { enabled_0[3] }]; #IO_0_15 Sch=jb[9]
104 set_property -dict { PACKAGE_PIN H16 IOSTANDARD LVCMOS33 } [get_ports { enabled_0[4] }]; #IO_L13P_T2_MRCC_15 Sch=jb[10]
105
106 ##PwM Audio Amplifier
107 set_property -dict { PACKAGE_PIN A11 IOSTANDARD LVCMOS33 } [get_ports { PM_out_0[0] }]; #IO_L4N_T0_15 Sch=aud_pwm
108 set_property -dict { PACKAGE_PIN D12 IOSTANDARD LVCMOS33 } [get_ports { enabled_0[0] }]; #IO_L6P_T0_15 Sch=aud_sd
109
110

```


Overview of System Design

