Lab 7b: Pulse Modulator


Due: 12/11/2024

-Overview-

In this multi-week lab, we will design and implement an APB pulse modulation (PM) device to integrate with a microprocessor system. Starting with a basic pulse-width modulator (PWM), we will progressively enhance the design by adding features like a FIFO memory with interrupts and Pulse Density Modulation (PDM). Using VHDL in Vivado, we will create a top-level entity that supports multiple channels, implement a decoder and multiplexer for APB communication, and test the device through simulation and on an FPGA board with provided code. This lab will help us improve our VHDL skills, build moderately complex hardware, and interface custom modules with a CPU. Our final submission will include a PDF report, VHDL code, and a hardware demonstration.

-Design-Highest Level


The only this that changed at this level is that an OR reduction was added for the interrupt. Other than that, this still just organizes and guides signals to the different channels.



Channel Level


Ceng 242: Dr. Pyeatt

There are a few changes at this level. First, on the right side and interrupt was added to trigger when the interrupt was active, and when the FIFO was signaling that it is below threshold. Also, I changed the clock divider to handle when the CDR is set to 0. Previously, the base clock would just stay high the entire time as the counter was always equal to the CDR. In the new design, a register is set after the compare and doesn't affect any values 1 and above. In the special case of 0, the muxes before the register are active, and set and reset the values of the register based on the values of the clock. This makes it output the same as the global clock.




PM Registers Level

The DCR registers have been changed to the FIFO entity. When the FIFO is not active, the FIFO acts like a normal register and doesn't affect the design. When the FIFO is enabled, the values are outputted one at a time. This only happens when the output is enabled, the base counter is getting reset, and the clock divider is getting reset. This generates a one clock pulse that only cycles to the next number once a full base counter cycle. Other than that logic, the other signals just get routed into the CSR to be read by the controller or used by other parts of the channel.




CSR Register
This didn't change at all from the previous part.



-Simulation -

On the right, you can see all the values getting loaded into the FIFO. When the output gets enabled thereafter, each value comes out of the FIFO one at a time without any input from the controller. In the interrupt activated when the amount of left in the FIFO is below 8, and the interrupt goes high (purple). You can also see at the bottom. The FE in the CSR goes high when the FIFO runs out of values. Once the FIFO runs out of values, it continues outputting the last value, in this case 0.



-Conclusion-

Due: 12/11/2024

This part took a little time to figure out how I wanted to implement the FIFO, either replacing the DCR register or going in parallel with it. After playing with the FIFO, I saw it worked just like a register when not activated, so I decided to simply replace the DCR register with it as I figured it would be easier. Fixing the base clock took a little time to figure out, but the FIFO wasn't too much of a challenge with time.

-Appendix-Main VHDL

LDP_001_PM

```
| Dibrary IEEE, | STELLORIC 1164 ALL; | Use IEEE, STELLORIC 1165 ALL; | Use Work, milpackage, all; | Use IEEE, STELLORIC 1165 ALL; | Use IEEE, STELLORIC 1165
```

Channel

PM_Registers

(Although there are error lines is the code, it was more of a warning and the code elaborated, synthesized, and implemented fine)

PM_CSR

```
| Company | Comp
```

Testbench VHDL

```
- turn on fifo mode and enable interrupts at level 8

APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata);

APB_write(axi_aclk,x"00000000",x"00000004",apb,pready,pslverr,prdata);
wait for 40 ns:
APB_write(axi_aclk, x"0000000C", x"000000000", apb, pready, pslverr, prdata);
-- go to 12.5% duty
APB_write(axi_aclk,x"0000000C",x"00000001",apb,pready,pslverr,prdata);
-- yo to 25% duty
APB_write(axi_aclk,x"0000000C",x"00000002",apb,pready,pslverr,prdata);
APB_write(axi_aclk, x"0000000C", x"000000003", apb, pready, pslverr, prdata);
APB write(axi aclk,x"0000000C",x"00000004",apb,pready,pslverr,prdata);
APB_write(axi_aclk,x"0000000C",x"00000005",apb,pready,pslverr,prdata);
APB_write(axi_aclk,x"0000000C",x"00000006",apb,pready,pslverr,prdata);
 -- go to 87.5% duty
APB_write(axi_aclk,x"0000000C",x"00000007",apb,pready,pslverr,prdata);
APB_write(axi_aclk,x"0000000C",x"00000008",apb,pready,pslverr,prdata);
APB_write(axi_aclk,x"0000000C",x"000000007",apb,pready,pslverr,prdata);
APB_write(axi_aclk,x"0000000C",x"00000006",apb,pready,pslverr,prdata);
APB_write(axi_aclk, x"0000000C", x"00000005", apb, pready, pslverr, prdata);
-- go to 62.5% duty
APB_write(axi_aclk,x"0000000C",x"00000004",apb,pready,pslverr,prdata);
-- go to 50% duty

APB_write(axi_aclk,x"0000000C",x"00000003",apb,pready,pslverr,prdata);
APB_write(axi_aclk,x"0000000C",x"000000002",apb,pready,pslverr,prdata);
APB_write(axi_aclk,x"0000000C",x"00000001",apb,pready,pslverr,prdata);
 APB_write(axi_aclk,x"0000000C",x"00000000",apb,pready,pslverr,prdata);
 wait for 100 ns;
APB_write(axi_aclk,x"00000000",x"40000015",apb,pready,pslverr,prdata);
 APB_read(axi_aclk,x"0000000C",apb,pready,pslverr,prdata);
  wait for 6000 ns:
 "-disable fifo, run"
APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata);
APB_write(axi_aclk,x"00000000",x"00000001",apb,pready,pslverr,prdata);
wait for 1000 ns;
```

Overview of System Design

Due: 12/11/2024

