
Lab 3: Generic Adder/Subtractor and Generic Barrel Shifter


-Overview-

In this lab, we're learning to use generics and the generate statement in VHDL to build flexible circuits. We'll first modify a 6-bit two's complement adder/subtractor to make it generic and test both 4-bit and 8-bit versions through simulation. Then, we'll design a generic multi-function barrel shifter that can perform different types of shifts, adjusting for various bit sizes. After verifying everything in simulation, we'll synthesize the shifter and test it on a Nexys A7 FPGA board.


-Design-8 bit adder/subtractor design




4 bit adder/subtractor design




4 bit input (2 shift bits) barrel shifter design



8 bit input (3 shift bits) barrel shifter design



16 bit input (4 shift bits) barrel shifter design




-Simulation--Adder/Subtractor-


4 bit adder example: 6 + (-7) = -1: no carry out





4 bit subtractor example: -6 - (2) = -8: no overflow



8 bit adder example: 161 + 108 = 13 (269 - 256): carry out asserted








-Barrel Shifter-


Func = "00" so no change from input to output




Func = "01": logical shift left by 3 bits which multiplies the input by $2^{**}3=8$



Func = "10": logical shift left by 4 bits which divides the input by 2**4=16




Func = "11": arithmetic shift left by 2 bits which divides the input by 2**2=4 Example of 0 being filled in as that is the sign bit




Func = "11": arithmetic shift left by 2 bits which divides the input by 2**2=4 Example of 1 being filled in as that is the sign

							68,610.000 ns									
Name	Value	l				68,690.000 ns						68,660.000 ns		68,680.000 ns		68,706
> W din[7:0]	-51	-56	-55	-54	-53	-52	-51	-50	-49	-48	-47	-46	-45	-44	-43	Х
16 [7]	1															
1 [6]	1															
16 [5]	0															
16 [4]	0															
16 [3]	1															
16 [2]	1															
16 [1]	0															
16 [0]	1															
∨ W dout[7:0]	-13			-14			-:	13			·	12		k	-1:	1
1 [7]	1															
14 [6]	1															
16 [5]	1															
16 [4]	1															
16 [3]	0															
16 [2]	0															
16 [1]	1															
16 [0]	1															
> 😻 shamt[2:0	2									2						
> W func[1:0]	3									3						
™ co	0															1
↓ shift_bits	3									3						


Left shift with a co = '0'




Left shift with a co = '1'



Right shift with a co = '0'



Right shift with a co = '1'



4 bit shifter overview

**Notice how you can see the steps of green as the shift amount increases




4 bit shifter example: 0100 shifted by 1 left = 1000



16 bit shifter overview

**Notice how you can see the steps of green as the shift amount increases



16 bit shifter example: arithmetic shift right 0111111111110001 shifted right 7 is 0000000011111111

**Notice that when the msb is 0, zeros are filled in, but when msb is 1, 1s are filled in.



-Implemented Design Verification-

8 rightmost switches are the input number (din)
3 leftmost switches are the shift amount (shamt)
Switches 11 and 10 are the function (func)
8 rightmost LEDs are the output number (dout)
Leftmost LED is the carry out bit (co)

Func = "00": No change to output



Func = "01": shift left by 3: 01110101 → 10101000



Func = "10": shift right by 3: 01011111 → 00001011



Func = "11": arithmetic shift right by 3: 01011111 \rightarrow 00001011 **0 are filled in as msb = 0



Func = "11": arithmetic shift right by 3: 11011111 \rightarrow 11111011 **1 are filled in as msb = 1

LD(15..0) (UI1) (UI2) (VI4) (VI5) (T16) (UI4) (T15) (VI6) (UI6) (UI7) (UI7) (UI7) (R19) (R14) (XI5) (R15) (R

Example of co = 0 after shift left 5: $10010101 \rightarrow 10100000$



Example of co = 1 after shift left 5: $100111101 \rightarrow 10100000$



Example of co = 0 after shift right 1: $10010100 \rightarrow 01001010$



Example of co = 1 after shift right 1: $10010101 \rightarrow 01001010$



-Conclusion-

In conclusion, this lab was a great learning experience, especially when it came to mastering the generics and generate statements in VHDL. Initially, I struggled with some of the VHDL syntax, but after working through those challenges, I successfully created the adder/subtractor and multi-function barrel shifter. Simulations confirmed that both designs worked as expected, and I was able to implement the shifters without any major issues. This lab helped solidify my understanding of VHDL, and I now feel more confident tackling complex designs in the future.

-Appendix--adder/subtractor-Main VHDL

Testbench VHDL

-Barrel Shifter-Main VHDL

```
| Library TEEE, | Library Leep | Lib
```

Testbench VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
                      use IEEE.math_real.ALL;
  5
  6
  7
8
                      entity generic_shifter_tb is
                     end generic_shifter_tb;
10
                      'architecture Behavioral of generic_shifter_tb is
                     constant shift_bits : natural := 2;
constant shift_bits : natural := 2**((2**shift_bits)) * 10;
constant delay1 : natural := 2**((2**shift_bits)+shift_bits) * 10;
signal din : STD_LOGIC_VECTOR ((2**shift_bits)+shift_bits) * 10;
signal dout : STD_LOGIC_VECTOR ((2**shift_bits)-1 downto 0) := (others => '0');
signal shamt : STD_LOGIC_VECTOR ((2**shift_bits)-1 downto 0) := (others => '0');
signal shamt : STD_LOGIC_VECTOR (shift_bits-1 downto 0) := (others => '0');
signal func : std_logic_vector (1 downto 0) := (others => '0');
signal co : STD_LOGIC := '0';
11
13
14
16
17
18
19
20
                      'uut : entity work.generic_shifter ( Behavioral )
                               generic map ( shift_bits => shift_bits)
                               port map (

din => din,
25
26
                                        dout => dout,
                                         shamt => shamt,
28
                                        func => func,
                                        co => co);
             din <= std_logic_vector( unsigned ( din ) + 1 ) after 10 ns;
shamt <= std_logic_vector( unsigned ( shamt ) + 1 ) after delay1 * 1 ns;
func <= std_logic_vector( unsigned ( func ) + 1 ) after delay2 * 1 ns;</pre>
32
34
35
                      end Behavioral;
```

Constraint File

```
12 | set_property -dict {PACKAGE_PIN J15 IOSTANDARD LVCMOS33} [get_ports {din[0]}]
       set_property -dict {PACKAGE_PIN L16 IOSTANDARD LVCMOS33} [get_ports {din[1]]} set_property -dict {PACKAGE_PIN M13 IOSTANDARD LVCMOS33} [get_ports {din[2]}]
14
       set_property -dict {PACKAGE_PIN R15 IOSTANDARD LVCMOS33} [get_ports {din[3]}] set_property -dict {PACKAGE_PIN R17 IOSTANDARD LVCMOS33} [get_ports {din[4]}] set_property -dict {PACKAGE_PIN R17 IOSTANDARD LVCMOS33} [get_ports {din[5]}]
15
17
       set_property -dict {PACKAGE_PIN U18 IOSTANDARD LVCMOS33} [get_ports {din[6]}] set_property -dict {PACKAGE_PIN R13 IOSTANDARD LVCMOS33} [get_ports {din[7]}]
19
       #set_property -dict {PACKAGE_PIN T8 IOSTANDARD LVCMOS18} #set_property -dict {PACKAGE_PIN U8 IOSTANDARD LVCMOS18}
                                                                                                                    [get_ports {
21
                                                                                                                     get_ports
       set_property -dict {PACKAGE_PIN R16 IOSTANDARD LVCMOS33} [get_ports {func[0]}] set_property -dict {PACKAGE_PIN T13 IOSTANDARD LVCMOS33} [get_ports {func[1]}]
22
23
       **set_property -dict {PACKAGE_PIN H6 IOSTANDARD LVCMOS33} [get_ports {\}] set_property -dict {PACKAGE_PIN U12 IOSTANDARD LVCMOS33} [get_ports {shamt[0]}] set_property -dict {PACKAGE_PIN U11 IOSTANDARD LVCMOS33} [get_ports {shamt[1]}] set_property -dict {PACKAGE_PIN V10 IOSTANDARD LVCMOS33} [get_ports {shamt[2]}]
24
26
27
28
29
30
       set_property -dict {PACKAGE_PIN H17 IOSTANDARD LVCMOS33} [get_ports {dout[0]}]
        set_property -dict {PACKAGE_PIN K15 IOSTANDARD LVCMOS33} [get_ports {dout[1]}]
31
       set_property -dict {PACKAGE_PIN J13 IOSTANDARD LVCMOS33} [get_ports {dout[2]]} set_property -dict {PACKAGE_PIN N14 IOSTANDARD LVCMOS33} [get_ports {dout[3]}]
       set_property -dict {PACKAGE_PIN R18 IOSTANDARD LVCMOS33} [get_ports {dout[4]}]
set_property -dict {PACKAGE_PIN V17 IOSTANDARD LVCMOS33} [get_ports {dout[5]}]
35
       set property -dict {PACKAGE_PIN_U17_IOSTANDARD_LVCMOS33} [get_ports {dout[6]}]
      set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports {dout[7]}]
#set_property -dict {PACKAGE_PIN V16 IOSTANDARD LVCMOS33} [get_ports {leds[8]}
#set_property -dict {PACKAGE_PIN T15 IOSTANDARD LVCMOS33} [get_ports {leds[9]}
37
38
                                                                                                                      [get_ports {leds[10]
[get_ports {leds[11]
      #set_property -dict {PACKAGE_PIN_U14_IOSTANDARD_LVCMOS33} 
#set_property -dict {PACKAGE_PIN_T16_IOSTANDARD_LVCMOS33}
41
       #set_property -dict {PACKAGE_PIN_V15 IOSTANDARD_LVCMOS33} #set_property -dict {PACKAGE_PIN_V14 IOSTANDARD_LVCMOS33} #set_property -dict {PACKAGE_PIN_V12 IOSTANDARD_LVCMOS33}
                                                                                                                      [get_ports {leds[12]
42
43
                                                                                                                      [get_ports {leds[13]
                                                                                                                      [get_ports {carry_out}]
       set_property -dict {PACKAGE_PIN V11 IOSTANDARD LVCMOS33} [get_ports {co}]
```