## Lab 6: Microprocessor Based System


Due: 11/12/2024

### -Overview-

In this lab, I will create a microprocessor-based digital system using Vivado's Block Design tools, integrating a custom PWM LED controller. My task involves designing and connecting all specified components, including my LED controller, which will interface with the system via an APB (Advanced Peripheral Bus) interface. After building the block design, I will test the PWM LED controller in simulation using a provided APB testbench. Once verified, I will generate a bitstream, load it onto the FPGA, and run instructor-provided C/Assembly code to control the hardware.

### -Design-Block Diagram


To drive the APB\_PWM\_LED entity, the microprocessor communicates through the AXI interconnect, through the AXI APB bridge, then to the APB\_PWM\_LED.



#### APB PWM LED Schematic


Due: 11/12/2024

To interface the PWM\_Array\_Driver with the APB bus, the obvious connections were made such as clk to axi\_clk, reset was connected to not axi\_arst\_n (that inverter is in one of the register files), and data in was connected to pwdata. For the write enable of the PWM\_Array\_Driver, I ANDed the psel, penable, and pwrite signals together because when all those signals are high, that means there is valid write data. For the address, I used the 3<sup>rd</sup> to left bit of the address as that is the next address after a 32 bit number which is the size of each word of data getting written. Finally, I tied pready to 1 so the entity would always be ready.




Reg\_File Schematic

The first lookup table is the implementation of ANDing psel, penable, and pwrite and decoding the address. The last to 2 lookup tables are the implementation of the comparator of the stored value and the modulo\_counter value.




### -Simulation -

Showing the initial handshake between the master signals provided by the testbench, and the slave writing the values.



Overview showing that the APB\_LED module is working as intended



# -Implemented Design Verification-

The LED wave bouncing back and forth.



### -Conclusion-

Due: 11/12/2024

My biggest hiccup in this lab was that I initially didn't have the pwrite signal in consideration when implementing my PWM\_Array\_Driver to an APB device. When I had the signal unconnected, the top 8 bits of the device were not being written to properly. The processer was setting zeros to the pwdata bus when pwrite was low. My device was writing those values when is shouldn't have, breaking the top 8 bits. Other then that hiccup, the implementation went fairly smoothly, and the cylon eye worked as intended.

### -Appendix-Main VHDL

Due: 11/12/2024

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
  16
17
18
19
20
21
                          entity APB_PWM_LED is
port (
-- Clock and reset
                                      axi_aclk in std_logic;
axi_arst_n :in std_logic;
-- The APB port
s_apb_paddr :in std_logic;
-- s_apb_psel :in std_logic;
s_apb_penable :in std_logic;
s_apb_pwrite :in std_logic;
s_apb_pwdata :in std_logic vector(31 downto 0);
s_apb_pready :out std_logic vector(31 downto 0);
s_apb_pready :out std_logic vector(31 downto 0);
s_apb_pready :out std_logic := '0';
s_apb_pslverr :out std_logic := '0';
-- Port to drive the LEDs
LED :out std_logic_vector(15 downto 0)
);
    23
24
25
   26
27
28
34 | );
35 | ATTRIBUTE X_INTERFACE_INFO : STRING;
36 | end APB_PWM_LED;
37 |
    31
  39 : -- Fill in your architecture here. This one just sends the data 40 : -- register to the LED's. It is a GPO device (GPIO without the I). 41 : -- It gives attributes to the APB ports so that Vivado can create an 42 : -- interface for the block design and let you easily connect it with
                      -- Interface for the block design and let you easily connective the GUI.

-- Interface for the block design and let you easily connective the GUI.

-- Interface for the block design and let you easily connective the GUI.

-- ATTRIBUTE X_INTERFACE_INFO of s_apb_paddr :SIGNAL is

-- "xilinx.com:interface:apb:1.0 S_APB PADDR*;

-- ATTRIBUTE X_INTERFACE_INFO of s_apb_penable :SIGNAL is

-- "xilinx.com:interface:apb:1.0 S_APB PENABLE";

-- ATTRIBUTE X_INTERFACE_INFO of s_apb_pwrite :SIGNAL is

-- "xilinx.com:interface:apb:1.0 S_APB PWIDTAT*;

-- ATTRIBUTE X_INTERFACE_INFO of s_apb_pready :SIGNAL is

-- "xilinx.com:interface:apb:1.0 S_APB PWDATA*;

-- ATTRIBUTE X_INTERFACE_INFO of s_apb_pready :SIGNAL is

-- "xilinx.com:interface:apb:1.0 S_APB PRDATA*;

-- ATTRIBUTE X_INTERFACE_INFO of s_apb_pready :SIGNAL is

-- "xilinx.com:interface:apb:1.0 S_APB PRDATA*;

-- ATTRIBUTE X_INTERFACE_INFO of s_apb_pready :SIGNAL is

-- "xilinx.com:interface:apb:1.0 S_APB PRDATA*;

-- ATTRIBUTE X_INTERFACE_INFO of s_apb_pready :SIGNAL is

-- "xilinx.com:interface:apb:1.0 S_APB PSLVERR*;
   43 (<del>-</del>)
44
45
   50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
                         -- Define any signals that your architecture needs. signal axi_arst, enable: std_logic; begin
  65
66
67
68
69
                          enable <= s_apb_psel and s_apb_penable and s_apb_pwrite;
axi_arst <= not(axi_arst_n);</pre>
                        70
71
72
73
74
75
76
77
78
79
80
                        --APB Outputs
s_apb_pready <= '1';
s_apb_pslverr <= '0';
s_apb_prdata <= (others => '0');
                          end Behavioral;
```

#### Wrapper VHDL

Due: 11/12/2024

```
11 T
             library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
              library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
              entity design_1_wrapper is
 16
17
                  port (
LED : out STD_LOGIC_VECTOR ( 15 downto 0 );
                      LED': out STD_LOGIC_VECTOR ( 15 downto 0 );
UART1_RX : in STD_LOGIC;
UART1_TX : out STD_LOGIC;
dip_switches_16bits_tri_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
push_buttons_5bits_0_tri_i : in STD_LOGIC_VECTOR ( 4 downto 0 );
reset : in STD_LOGIC;
rgb_led_tri_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
sys_clock : in STD_LOGIC;
usb_uart_ctsn : in STD_LOGIC;
usb_uart_rrsn : out STD_LOGIC;
usb_uart_rxd : in STD_LOGIC;
usb_uart_txd : out STD_LOGIC;
usb_uart_txd : out STD_LOGIC;
 19
 21
22
 23
24
25
26
27
28
 30 \( \text{end design_1_wrapper;} \)
 component design_1 is port (
    usb_uart_ctsn : in STD_LOGIC;
    usb_uart_rtsn : out STD_LOGIC;
    usb_uart_rxd : in STD_LOGIC;
    usb_uart_rxd : in STD_LOGIC;
    usb_uart_txd : out STD_LOGIC;
    dip_switches_16bits_tri_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rgb_led_tri_o : out STD_LOGIC_VECTOR ( 5 downto 0 );
    push_buttons_5bits_0_tri_i : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sys_clock : in STD_LOGIC;
    reset : in STD_LOGIC;
    LED : out STD_LOGIC;
    LED : out STD_LOGIC (15 downto 0 );
    UART1_TX : out STD_LOGIC;
    );
 34
 35
 39
 42
 45
                  );
end component design_1;
 47
48 🖒
              begin
 49
reset => reset,
rgb_led_tri_o(5 downto 0) => rgb_led_tri_o(5 downto 0),
sys_clock => sys_clock,
usb_uart_ctsn => usb_uart_ctsn,
usb_uart_rtsn => usb_uart_rtsn,
 57
58
 60
 61
                             usb_uart_rxd => usb_uart_rxd,
usb_uart_txd => usb_uart_txd
 62
 63
 64 A
              end STRUCTURE;
```

#### Testbench VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.APB_test_package.all;
                  lentity APB_PWM_LED_testbench is lend entity;
                 larchitecture behavioral of APB_PWM_LED_testbench is signal clk,resetn : std_logic := '0'; signal APB_bus_t; signal APB_bus_t; signal LED : std_logic_vector(15 downto θ);
          Clk <= not clk after 5 ns;
resetn <= '1' after 20 ns;
                     uut: entity work.APB_PWM_LED (behavioral)
                     test: process
                    test: process
begin
APBbus.pready <= 'Z';
APBbus.prdata <= (others => 'Z');
APBbus.prdata <= (others => 'Z');
APBbus.pslverr <= 'Z';
APB_reset_wait(clk,resetn,APBbus);
wait for 20 ns;
           00000
          0
                      APB_write(clk, x"00000000", x"76543210", APBbus);
APB_write(clk, x"00000001", x"FEDCBA98", APBbus);
48
49
50
51
52
53
54
55
56
57
58
59
60
61
          0
                          wait for 1 ms;
                       APB_write(clk, x"00000000", x"89ABCDEF", APBbus);
APB_write(clk, x"00000001", x"01234567", APBbus);
          0
                             wait for 100 ms;
                      end loop;
                    end process;
                 end architecture;
```

#### Constraint File