Lab 7c: Pulse Modulator


-Overview-

In this multi-week lab, we will design and implement an APB pulse modulation (PM) device to integrate with a microprocessor system. Starting with a basic pulse-width modulator (PWM), we will progressively enhance the design by adding features like a FIFO memory with interrupts and Pulse Density Modulation (PDM). Using VHDL in Vivado, we will create a top-level entity that supports multiple channels, implement a decoder and multiplexer for APB communication, and test the device through simulation and on an FPGA board with provided code. This lab will help us improve our VHDL skills, build moderately complex hardware, and interface custom modules with a CPU. Our final submission will include a PDF report, VHDL code, and a hardware demonstration.

-Design-

Channel Level


The only part that changed from the previous designs was the addition of the PDM logic that is selected by the PDMM. To make the PDM, an error register was set up to track how far off the value of the output was from the wanted value over time. If the error value was less than the DCR, the PDM would output a 1 as the error is not high enough to matter. Once the error accumulates greater than the DCR, the value has been high for long enough and can go down to 0 for a while. Then the error decreases until it is lower than the DCR, were it triggers the PDM output high again. Essentially, when the PDM output is 0, the error decreases at the rate of the DCR value (higher DCR value means the error decreases faster and the output switches to 1 faster). When the PDM output is 1, the error increases at a rate that is equal to the max value (BCR+1) minus the DCR (the higher the DCR, the slower the error increases and the longer the output stays high).



-Simulation -

Due: 12/11/2024

In this simulation, you can see the DCR value increasing over time, and the output (cyan) changes with the DCR. This looks a lot like PWM, as the values aren't changing. At the bottom, you can see the error value change overtime. It decreases slower and increases faster when the value of the DCR is smaller, and it decreases faster and increase slower when the DCR is bigger.



In this simulation, both the PDM and FIFO are being used. On the left, the values are loaded into the FIFO and enabled shortly after. You can see the output (cyan), slowly increases in density and decreases in density as the DCR goes up and down. This is different from the PWM, as the signal doesn't always end up going high when the base counter resets but can go high when it is signaled to by the error. You can see that the error values go from a left leaning peak (increase faster, decrease slower), to a right leaning peak (increase slower and decrease faster), and back to a left leaning peak. In the middle, you can even see the error flatten out as the error doesn't increase at all when the DCR = BCR +1. Finally, you can see the interrupt go high when the FIFO has less than 8 values left.



-Conclusion-

Most of my time was taken wrapping my head around how the PDM worked. Once I got a grasp of it, implementing it was easy and it only too about 6 lines of code. Overall, this part went great.

-Appendix-Main VHDL

LDP_001_PM

Channel

```
| Size |
```

Tristan Niewenhuis Due: 12/11/2024 Ceng 242: Dr. Pyeatt

PM_Registers

(although there are error lines is the code, it was more of a warning and the code elaborated, synthesized, and implemented fine)

```
-use UNISIM.VComponents.all;
entity PM_regs is
Port (
                                                                                   Hk, reset, wen: in STD_LOGIC;

_addr, r_addr: in STD_LOGIC_VECTOR (3 downto 0);

: in STD_LOGIC_VECTOR (31 downto 0);

sase_reset, div_reset: in std_logic;
                                                                      q: out STD_LOGIC_VECTOR (31 downto 0);
OE, IO, SLFM, PDMM, IE, RF, FF, FE, IA: out STD_LOGIC;
FIL: out std_logic_vector (4 downto 0);
CDR, BCR, DCR: out std_logic_vector (15 downto 0)
architecture Behavioral of PM_regs is type signal_array is array (3 downto 0 ) of std_logic_vector ( 31 downto 0 ); signal_array_regs: signal_array; 3 downto 0 ); signal_decoded : std_logic_vector (3 downto 0 ); signal_ct_en_bc_en_dec_en_e : std_logic; signal_GE_i_SEM_LE_i_RE_i_FE_i_TE_i_TE_i_TE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_SEM_LE_i_S
                                                    oded <= decode( w_addr(3 downto 2), wen );
                          CSR : entity work.PM_CSR ( Behavioral ) port map ( clk >> clk, reset >> reset, wen >> decoded(8), d >> d, ff_in >> Ff_i, ff_in >> Ff_in >
                            \begin{split} & \text{bcr_en} := \text{decoded(2) and not 0E\_1;} \\ & \text{BCR_reg: entity work_eneric_register (Behavioral)} \\ & \text{generic map (bits } \Rightarrow 16) \\ & \text{port map (cik} \Rightarrow cik, reset \Rightarrow reset, enable \Rightarrow bcr_en, \\ & \text{d} \Rightarrow \text{d(15 downto 0), q} \Rightarrow \text{array_reg(2)(15 downto 0));} \end{split}
                                         DCR_reg: entity work.generic_register ( Behavioral ) generic map ( bits \Rightarrow 16 ) port map ( clk \Rightarrow clk, reset \Rightarrow reset, enable \Rightarrow dcr_en, d \Rightarrow d(15 downto \theta), q \Rightarrow array_reg(3)(15 downto \theta);
                            array_reg(1)(31 downto 16) <= ( others => '0' );
array_reg(2)(31 downto 16) <= ( others => '0' );
array_reg(3)(31 downto 16) <= ( others => '0' );
                            --outputs q \leftarrow array\_reg ( to_integer( unsigned( r_addr (3 downto 2)))); 
 CDR \leftarrow array\_reg(1)(15 downto 8); 
 DCR \leftarrow array\_reg(3)(15 downto 8);
```

PM CSR

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity PM_CSR is
   Port ( clk ,reset, wen : in std_logic;
   Port ( clk ,reset, wen : in std_logic;
        in STD_LOGIC_WECTOR (31 downto 0);
        FF_in, FE_in, IA_in : in STD_LOGIC;
        q: out std_logic_wector (31 downto 0);
        OE, IO, SLFM, PDMM, IE, RF, FF, FE, IA : out STD_LOGIC;
   FIL: out std_logic_vector (4 downto 0);
end PM_CSR);
end PM_CSR);
architecture Behavioral of PM_CSR is
signal master_enable : std_logic;
signal q_oe : std_logic_vector (0 downto 0);
signal q_rw: std_logic_vector (3 downto 0);
signal q_fil : std_logic_vector (4 downto 0);
begin
master_enable <= wen and not q_oe(0);
--output enable register
             --output enable register ( Behavioral ) generic map ( bits \Rightarrow 1 ) port map ( bits \Rightarrow 1 ) port map ( cits \Rightarrow cit, reset \Rightarrow reset, enable \Rightarrow wen, d \Rightarrow d(0 downto 0), q \Rightarrow q.oe );
            --regular read/write data register 
rw_reg: entity work.generic_register ( Behavioral ) 
generic map ( bits > 4 ) 
port map ( clk >> clk, reset >> reset, enable >> master_enable, 
d >> d(4 downto 1), q >> q_rw );
             --fifo interupt level
fil_reg: entity work.generic_register ( Behavioral )
generic map ( bits => 5 )
port map ( clk => clk, reset => reset, enable => master_enable,
d => d(31 downto 27), q => q_fil );
           end Behavioral:
```

Testbench VHDL

220 221

223 224 225

226

229 230 231

238

249

```
APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata); wait for 200 ns;
APB_write(axi_aclk,x"00000000",x"00000009",apb,pready,pslverr,prdata);
APB_write(axi_aclk,x"0000000C",x"00000002",apb,pready,pslverr,prdata);
wait for 1000 ns:
APB_write(axi_aclk, x"0000000C", x"00000004", apb, pready, pslverr, prdata);
wait for 1000 ns;
APB_write(axi_aclk,x"0000000C",x"000000006",apb,pready,pslverr,prdata);
wait for 1000 ns;
APB_write(axi_aclk, x"0000000C", x"000000008", apb, pready, pslverr, prdata);
wait for 1000 ns;
```

```
-- turn on PDM fifo mode and enable interrupts at level 4
APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata);
208
209
210
       000
                wait for 200 ns;
APB_write(axi_aclk,x"00000000",x"4000001C",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"00000000",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"00000001",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"00000002",apb,pready,pslverr,prdata);
                APB_write(axi_aclk, x"0000000C", x"00000003", apb, pready, pslverr, prdata);
       0
                APB_write(axi_aclk, x"0000000C", x"00000004", apb, pready, pslverr, prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"00000005",apb,pready,pslverr,prdata);
                APB_write(axi_aclk,x"0000000C",x"00000006",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk, x"0000000C", x"00000007", apb, pready, pslverr, prdata);
       0
                APB_write(axi_aclk, x"0000000C", x"00000008", apb, pready, pslverr, prdata);
                APB_write(axi_aclk,x"0000000C",x"00000007",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"000000006",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"00000005",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"000000004",apb,pready,pslverr,prdata);
239
240
241
242
       0
                APB_write(axi_aclk, x"0000000C", x"00000003", apb, pready, pslverr, prdata);
       0
                APB_write(axi_aclk, x"0000000C", x"00000002", apb, pready, pslverr, prdata);
243
244
                APB_write(axi_aclk, x"0000000C", x"00000001", apb, pready, pslverr, prdata);
245
246
247
248
       0
                APB_write(axi_aclk, x"0000000C", x"00000000", apb, pready, pslverr, prdata);
       0
                APB_write(axi_aclk,x"00000000",x"4000001D",apb,pready,pslverr,prdata);
```

Overview of System Design

Due: 12/11/2024

