Ceng 242: Dr. Pyeatt

Lab 7c: Pulse Modulator

Due: 12/11/2024


-Overview-

In this I implemented the option for a PDM (Pulse Density Modulation) output.

-Design-

Channel Level


The only part that changed from the previous designs was the addition of the PDM logic that is selected by the PDM. To make the PDM, an error register was set up to track how far off the value of the output was from the wanted value over time. If the error value was less than the DCR, the PDM would output a 1 as the error is not high enough to matter. Once the error accumulates greater than the DCR, the value has been high for long enough and can go down to 0 for a while. Then the error decreases until it is lower than the DCR, were it triggers the PDM output high again. Essentially, when the PDM output is 0, the error decreases at the rate of the DCR value (higher DCR value means the error decreases faster and the output switches to 1 faster). When the PDM output is 1, the error increases at a rate that is equal to the max value (BCR+1) minus the DCR (the higher the DCR, the slower the error increases and the longer the output stays high).




-Simulation -

Due: 12/11/2024

In this simulation, you can see the DCR value increasing over time, and the output (cyan) changes with the DCR. This looks a lot like PWM, as the values aren't changing. At the bottom, you can see the error value change overtime. It decreases slower and increases faster when the value of the DCR is smaller, and it decreases faster and increase slower when the DCR is bigger.



In this simulation, both the PDM and FIFO are being used. On the left, the values are loaded into the FIFO and enabled shortly after. You can see the output (cyan), slowly increases in density and decreases in density as the DCR goes up and down. This is different from the PWM, as the signal doesn't always end up going high when the base counter resets but can go high when it is signaled to by the error. You can see that the error values go from a left leaning peak (increase faster, decrease slower), to a right leaning peak (increase slower and decrease faster), and back to a left leaning peak. In the middle, you can even see the error flatten out as the error doesn't increase at all when the DCR = BCR +1. Finally, you can see the interrupt go high when the FIFO has less than 8 values left.



-Conclusion-

Due: 12/11/2024

Most of my time was taken wrapping my head around how the PDM worked. Once I got a grasp of it, implementing it was easy and it only too about 6 lines of code. Overall, this part went great.

-Appendix-Main VHDL

LDP_001_PM

Channel

```
| Size |
```

Tristan Niewenhuis Due: 12/11/2024 Ceng 242: Dr. Pyeatt

PM_Registers

(although there are error lines is the code, it was more of a warning and the code elaborated, synthesized, and implemented fine)

```
| Section | Fig. 200 | Control | All; | Section | Control | Contro
```

PM CSR

```
library IEEE;
library Interupt Ieeel
library Interupt Ieeel
library IEEE;
library Interupt Ieeel
library Interupt
```

Testbench VHDL

```
-- disable output
APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata);
wait for 200 ns;
-- enable output, PDM mode
APB_write(axi_aclk,x"00000000",x"00000009",apb,pready,pslverr,prdata);

wait for 1000 ns;
-- go to 25% duty
APB_write(axi_aclk,x"00000000",x"00000002",apb,pready,pslverr,prdata);

wait for 1000 ns;
-- go to 50% duty
APB_write(axi_aclk,x"00000000",x"00000004",apb,pready,pslverr,prdata);

wait for 1000 ns;
-- go to 75% duty
APB_write(axi_aclk,x"00000000",x"00000006",apb,pready,pslverr,prdata);

wait for 1000 ns;
-- go to 100% duty
APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata);

wait for 1000 ns;
-- go to 100% duty
APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata);

wait for 1000 ns;
-- go to 100% duty
APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata);

wait for 1000 ns;
```

```
-- turn on PDM fifo mode and enable interrupts at level 4
APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata);
208
209
210
       000
                wait for 200 ns;
APB_write(axi_aclk,x"00000000",x"4000001C",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"00000000",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"00000001",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"00000002",apb,pready,pslverr,prdata);
                APB_write(axi_aclk, x"0000000C", x"00000003", apb, pready, pslverr, prdata);
220
221
       0
                APB_write(axi_aclk, x"0000000C", x"00000004", apb, pready, pslverr, prdata);
223
224
225
       0
                APB_write(axi_aclk,x"0000000C",x"00000005",apb,pready,pslverr,prdata);
                APB_write(axi_aclk,x"0000000C",x"00000006",apb,pready,pslverr,prdata);
226
       0
                APB_write(axi_aclk, x"0000000C", x"00000007", apb, pready, pslverr, prdata);
229
230
231
       0
                APB_write(axi_aclk, x"0000000C", x"00000008", apb, pready, pslverr, prdata);
                APB_write(axi_aclk,x"0000000C",x"00000007",apb,pready,pslverr,prdata);
233
234
235
236
237
       0
                APB_write(axi_aclk,x"0000000C",x"000000006",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"00000005",apb,pready,pslverr,prdata);
       0
                APB_write(axi_aclk,x"0000000C",x"000000004",apb,pready,pslverr,prdata);
238
239
240
241
242
       0
                APB_write(axi_aclk, x"0000000C", x"00000003", apb, pready, pslverr, prdata);
       0
                APB_write(axi_aclk, x"0000000C", x"00000002", apb, pready, pslverr, prdata);
243
244
                APB_write(axi_aclk, x"0000000C", x"00000001", apb, pready, pslverr, prdata);
245
246
247
248
       0
                APB_write(axi_aclk, x"0000000C", x"00000000", apb, pready, pslverr, prdata);
       0
                APB_write(axi_aclk,x"00000000",x"4000001D",apb,pready,pslverr,prdata);
249
```

Overview of System Design

Due: 12/11/2024

