Lab 7a: Pulse Modulator


Due: 12/11/2024

-Overview-

In this multi-week lab, we will design and implement an APB pulse modulation (PM) device to integrate with a microprocessor system. Starting with a basic pulse-width modulator (PWM), we will progressively enhance the design by adding features like a FIFO memory with interrupts and Pulse Density Modulation (PDM). Using VHDL in Vivado, we will create a top-level entity that supports multiple channels, implement a decoder and multiplexer for APB communication, and test the device through simulation and on an FPGA board with provided code. This lab will help us improve our VHDL skills, build moderately complex hardware, and interface custom modules with a CPU. Our final submission will include a PDF report, VHDL code, and a hardware demonstration.


-Design-Highest Level

This level just organizes all the signals in and out of each channel and onto the apb bus. The reset is un-inverted. The select, enable, and write bits are ANDed together and decoded to select the appropriate channel to write to. To read, all the signals are routed through a mux controlled by the appropriate apb address bites.




Channel Level

At this level, you can see the clock divider that divides the clock based on the value of the CDR. Then that clock goes into the base counter, that counts to a value before it resets at the value of the BCR. The base counter value is compared to the DCR, and when the DCR is greater than the base counter value, the output will be high. Right before it exits the channel, it goes through an AND gate and mux that controls whether the output is enabled or inverted based on the values of IO and OE.



PM Registers Level


These registers are organized a lot like a register file. The output is selected by the address with a mux routing each register output. The 2 AND gates are used to only write to the CDR and BCR if OE is low, and they are selected to write. The decoder is to select the correct register.



CSR Register


Due: 12/11/2024

In the CSR, there are 3 main registers that are used to store the read/write values, the FIL value, and the OE. The other register can only be written to if the OE is low, which is the purpose of the AND gate master enable. The reset FIFO is write only, so no storage is needed and only needs to be high if the CSR is enabled and the bit is written high. On the right, you can see that the output is organized so the top 5 bits are the FIL register, then some 0 padding, some FIFO information that is just passed through, some more 0 padding including the reset FIFO bit, and the reset of the read/write bits including OE.




-Simulation -

In this first simulation, you can see that the Output signal (purple) is properly adjusting to the values being written to in the DCR. Furthermore, the base clock at the bottom is being properly divided. The enable is bit is also high when on as it should be. Toward the end, you can see the device is disabled for a clock cycle and the enable goes low. After the output is disabled, the signal is inverted, and you can see the output is inverted to what it was before.



In this simulation, you can see that another channel (yellow) can be operated completely independent of the others. During that last part of the simulation, I tried to write to the CDR and BCR, and the values did not change as the device was enabled.



-Implemented Design Verification-

Device at 100%



Device at 30%



Device at 10%



Device at 70%



-Conclusion-

Overall, the lab took some time but went pretty well. It took a bit to wrap my head around the organization of all the registers and such, as I am not used to getting a guide like the one provided and working off that. The programming was definitely the most finicky part as I could not get the terminal to write to the FPGA. In the end, I just hard coded the values to the registers, and it worked as expected.

-Appendix-Main VHDL

LDP_001_PM

Channel (although there are error lines is the code, it was more of a warning and the code elaborated, synthesized, and implemented fine)

Tristan Niewenhuis Due: 12/11/2024 Ceng 242: Dr. Pyeatt

PM_Registers

PM_CSR

Testbench VHDL

Tristan Niewenhuis Due: 12/11/2024 Ceng 242: Dr. Pyeatt

```
test: process
           begin apb.pready <= 'Z';
             apb.prdata <= (others => 'Z');
apb.pslverr <= 'Z';
APB_reset_wait(axi_aclk,axi_arst_n,apb);
wait for 10 ns;
             -- set clk to divide by two
APB_write(axi_aclk,x"00000004",x"00000001",apb,pready,pslverr,prdata);
                 set hase cycle time to 8 divisions
             APB_write(axi_aclk,x"00000008",x"00000007",apb,pready,pslverr,prdata);
             APB_write(axi_aclk, x"00000000", x"00000001", apb, pready, pslverr, prdata);
63
64
65
66
67
68
69
70
71
72
73
74
75
69
             APB write(axi aclk,x"0000000C",x"000000002",apb,pready,pslverr,prdata);
             APB write(axi aclk,x"0000000C",x"000000004",apb,pready.pslverr.prdata);
             APB_write(axi_aclk,x"0000000C",x"00000006",apb,pready,pslverr,prdata);
              -- go to 180% duty

APB_write(axi_aclk, x"0000000C", x"00000008", apb, pready, pslverr, prdata);
 78 A --
             wait for 1000 ns;
 80
81
82
83
84
             APB_write(axi_aclk,x"00000000",x"00000000",apb,pready,pslverr,prdata);
             --invert output and enable

APB_write(axi_aclk,x"00000000",x"00000003",apb,pready,pslverr,prdata);
wait for 1000 ns:
APB_write(axi_aclk,x"0000000C",x"00000001",apb,pready,pslverr,prdata);
              --next output port
             APB_write(axi_aclk,x"00000014",x"000000000",apb,pready,pslverr,prdata);
             -- set base cycle time to 8 divisions
APB_write(axi_aclk,x"00000018",x"00000009",apb,pready,pslverr,prdata);
             APB_write(axi_aclk, x"00000010", x"00000001", apb, pready, pslverr, prdata);
             APB write(axi aclk.x"0000001C".x"000000001".apb.preadv.pslverr.prdata);
100
101
102
103
104
105
106
107
108
109
110
111
112
             wait for 1000 ns;
             APB_write(axi_aclk,x"0000001C",x"00000004",apb,pready,pslverr,prdata);
              --try to write to CSR while enabled
             wait for 1800 ns;
APB_write(axi_aclk,x"00000010",x"00000003",apb,pready,pslverr,prdata);
              --try to write to CDR and BCR while enabled
             wait for 1000 ns;

APB_write(axi_aclk,x"00000014",x"00000045",apb,pready,pslverr,prdata);

APB_write(axi_aclk,x"00000018",x"00000023",apb,pready,pslverr,prdata);
```

Constraint File

```
96 | ##Pmod Header JB
97 | set_property -dict { PACKAGE_PIN D14 | IOSTANDARD LVCMOS33 } [get_ports { PM_out_0[1] }]; #IO_L1P_T0_AD0P_15 Sch=jb[1] |
98 | set_property -dict { PACKAGE_PIN F16 | IOSTANDARD LVCMOS33 } [get_ports { PM_out_0[2] }]; #IO_L1AN_T2_SRCC_15 Sch=jb[2] |
99 | set_property -dict { PACKAGE_PIN G16 | IOSTANDARD LVCMOS33 } [get_ports { PM_out_0[3] }]; #IO_L13N_T2_MRCC_15 Sch=jb[3] |
100 | set_property -dict { PACKAGE_PIN H14 | IOSTANDARD LVCMOS33 } [get_ports { PM_out_0[4] }]; #IO_L15P_T2_DQS_15 Sch=jb[4] |
101 | set_property -dict { PACKAGE_PIN E16 | IOSTANDARD LVCMOS33 } [get_ports { enabled_0[1] }]; #IO_L11N_T1_SRCC_15 Sch=jb[7] |
102 | set_property -dict { PACKAGE_PIN F13 | IOSTANDARD LVCMOS33 } [get_ports { enabled_0[2] }]; #IO_L5P_T0_AD0P_15 Sch=jb[8] |
103 | set_property -dict { PACKAGE_PIN G13 | IOSTANDARD LVCMOS33 } [get_ports { enabled_0[2] }]; #IO_D_15 Sch=jb[9] |
104 | set_property -dict { PACKAGE_PIN H16 | IOSTANDARD LVCMOS33 } [get_ports { enabled_0[4] }]; #IO_L13P_T2_MRCC_15 Sch=jb[10] |
105 | 181 | ##PWM Audio Amplifier |
182 | set_property -dict { PACKAGE_PIN A11 | IOSTANDARD LVCMOS33 } [get_ports { PM_out_0[0] }]; #IO_L4N_T0_15 Sch=aud_pwm |
183 | set_property -dict { PACKAGE_PIN D12 | IOSTANDARD LVCMOS33 } [get_ports { enabled_0[0] }]; #IO_L6P_T0_15 Sch=aud_sd
```

Overview of System Design

Due: 12/11/2024

