ELL201 EXPERIMENT 6

Kanishk Singhal 2019MT10698

May 2021

1 Question 1

1.1 State Table

\mathbb{Q}_3^n	\mathbf{Q}_2^n	Q_1^n	Q_0^n	Q_3^{n+1}	Q_2^{n+1}	Q_1^{n+1}	Q_0^{n+1}
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	1
0	0	1	1	0	0	1	0
0	0	1	0	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	0	1	0	1
0	1	0	1	0	1	0	0
0	1	0	0	1	1	0	0
1	1	0	0	1	1	0	1
1	1	0	1	1	1	1	1
1	1	1	1	1	1	1	0
1	1	1	0	1	0	1	0
1	0	1	0	1	0	1	1
1	0	1	1	1	0	0	1
1	0	0	1	1	0	0	0
1	0	0	0	0	0	0	0

1.2 Number of SR Flip Flops


The number of bits required are $log_2(16)$, which is equal to 4, hence the number of SR Flip Flops required are 4

1.3 Assigning value to SR Flip Flops

\mathbb{Q}_3^n	\mathbb{Q}_2^n	Q_1^n	Q_0^n	Q_3^{n+1}	Q_2^{n+1}	Q_1^{n+1}	Q_0^{n+1}	S_3	R_3	S_2	R_2	$\mid S_1 \mid$	R_1	S_0	R_0
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	0
0	0	0	1	0	0	1	1	0	X	0	X	1	0	X	0
0	0	1	1	0	0	1	0	0	X	0	X	X	0	0	1
0	0	1	0	0	1	1	0	0	X	1	0	X	0	0	X
0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	0
0	1	1	1	0	1	0	1	0	X	X	0	0	1	X	0
0	1	0	1	0	1	0	0	0	X	X	0	0	X	0	1
0	1	0	0	1	1	0	0	1	0	X	0	0	X	0	X
1	1	0	0	1	1	0	1	X	0	X	0	0	X	1	0
1	1	0	1	1	1	1	1	X	0	X	0	1	0	X	0
1	1	1	1	1	1	1	0	X	0	X	0	X	0	0	1
1	1	1	0	1	0	1	0	X	0	0	1	X	0	0	X
1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	0
1	0	1	1	1	0	0	1	X	0	0	X	0	1	X	0
1	0	0	1	1	0	0	0	X	0	0	X	0	X	0	1
1	0	0	0	0	0	0	0	0	1	0	X	0	X	0	X

1.4 Using K-Maps

- $S_3 = Q_2 Q_1' Q_0'$
- $S_3 = Q_2 Q_1' Q_0'$
- $R_3 = Q_2' Q_1' Q_0'$
- $S_2 = Q_3' Q_1 Q_0'$
- $\bullet \ R_2 = Q_3 Q_1 Q_0'$
- $\bullet \ S_1 = Q_3' Q_2' Q_0 + Q_3 Q_2 Q_0$
- $S_0 = Q_3'Q_2Q_1 + Q_3'Q_2'Q_1' + Q_3Q_2Q_1' + Q_3Q_2'Q_1$
- $R_0 = Q_3'Q_2Q_1' + Q_3'Q_2'Q_1 + Q_3Q_2Q_1 + Q_3Q_2'Q_1'$



1.5 Verilog code

```
module srff(input S, input R, input clk, input rst, output reg Q, output Qbar);
   always @(posedge clk)
   if (!rst)
       Q <= 0;
   else begin
5
       if (!S & !R)
6
7
           Q \leftarrow Q;
       else if(!S & R)
8
           Q <= 0;
9
       else if(S & !R)
10
11
           Q <= 1;
12 end
   assign Qbar = !Q;
   endmodule
14
   module graycode(input rst, input clk, output [3:0] out);
   wire r0,r1,r2,r3,s0,s1,s2,s3,s4,q0,q1,q2,q3,qn0,qn1,qn2,qn3;
   assign s0 = (!q3 & !q2 & !q1) | (!q3 & q2 & q1) | (q3 & !q2 & q1) | (q3 & q2 & !q1);
   assign r0 = (!q3 & !q2 & q1) | (!q3 & q2 & !q1) | (q3 & !q2 & !q1) | (q3 & q2 & q1);
19
   assign s1 = (!q3 \& !q2 \& q0) | (q3 \& q2 \& q0);
20
   assign r1 = (!q3 \& q2 \& q0) | (q3 \& !q2 \& q0);
21
   assign s2 = (!q3 \& q1 \& !q0);
22
   assign r2 = (q3 & q1 & !q0);
23
   assign s3 = (q2 & !q1 & !q0);
24
25
   assign r3 = (!q2 & !q1 & !q0);
   srff sr3 (s3, r3, clk, rst, q3, qn3);
27
   srff sr2 (s2, r2, clk, rst, q2, qn2);
28
   srff sr1 (s1, r1, clk, rst, q1, qn1);
29
   srff sr0 (s0, r0, clk, rst, q0, qn0);
30
31
   assign out = {q3, q2, q1, q0};
32
33
   endmodule
34
35
   //The code written below is for test bench
36
   module tb_graycode;
37
38
       reg clk;
39
       reg rstn;
       wire [3:0] out;
40
       graycode counter (rstn, clk, out);
41
       always #5 clk = ~clk;
42
       initial begin
43
         $dumpfile("graycode.vcd");
44
                             $dumpvars(0, tb_graycode);
45
         $monitor($time,"\u00ed%b", out);
46
         rstn <= 0;
47
         clk <= 0;
48
         repeat (1) @ (posedge clk);
49
         rstn <= 1;
50
         repeat (17) @ (posedge clk);
51
         $finish;
      end
53
   endmodule
```



Figure 2: Waveform of graycode

2 Question 2

2.1 Number of D Flip Flops

The number of DFF required are 4. As, the number of states are 15, so number of DFF = $\lceil log_2 15 \rceil$ which is equal to 4


2.2 Assigning value to D


_Q3	Q2	Q1	Q0	D3	D2	D1	D0
0	0	0	1	1	0	0	0
1	0	0	0	0	1	0	0
0	1	0	0	0	0	1	0
0	0	1	0	1	0	0	1
1	0	0	1	1	1	0	0
1	1	0	0	0	1	1	0
0	1	1	0	1	0	1	1
1	0	1	1	0	1	0	1
0	1	0	1	1	0	1	0
1	0	1	0	1	1	0	1
1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1
1	1	1	1	0	1	1	1
0	1	1	1	0	0	1	1
0	0	1	1	0	0	0	1


The last digit of my entry number is 8, thus the counter starts from 1000. Hence, the transition would be from $1000 \rightarrow 0100 \rightarrow 0010 \rightarrow 1001 \rightarrow 1100 \rightarrow 0110 \rightarrow 1011 \rightarrow 0101 \rightarrow 1010 \rightarrow 1101 \rightarrow 1111 \rightarrow 0111 \rightarrow 0011 \rightarrow 0001 \rightarrow 1000$ and then repeating itself


No, the counter doesn't cover all the 16 states. The state 0000 is not covered. The counter is behaving as a mod 15 counter, as it is repeating the states after 15 transitions. It doesn't depend on the initial state, as it repeats itself after 15 transitions covering all the 15 states.

- $D_3 = Q_0 \oplus Q_1$
- $D_2 = Q_3$
- $\bullet \ D_1 = Q_2$
- $D_0 = Q_1$









(c) K Map for D_2

(d) K Map for D_3



Figure 4: Waveform of ring counter

2.3 Verilog code

```
module dff(input D, input iniv, input clk, input rst, output reg Q, output Qbar);
   always @(posedge clk)
   if(!rst)
       Q <= iniv;
   else
       Q <= D;
6
   assign Qbar = !Q;
   endmodule
   module ringcounter(input rst, input clk, output [3:0] out);
11
   wire d0,d1,d2,d3,q0,q1,q2,q3,qn0,qn1,qn2,qn3;
12
13
   assign d0 = q1;
14
   assign d1 = q2;
15
   assign d2 = q3;
   assign d3 = q1^q0;
18
   dff df0 (d0, 1'b1, clk, rst, q0, qn0);
19
   dff df1 (d1, 1'b0, clk, rst, q1, qn1);
20
   dff df2 (d2, 1'b0, clk, rst, q2, qn2);
21
   dff df3 (d3, 1'b0, clk, rst, q3, qn3);
22
23
   assign out = {d3,d2,d1,d0};
24
25
   endmodule
26
   //the code written below is for test bench
27
   module tb_ringcounter;
28
       reg clk;
29
30
       reg rstn;
       wire [3:0] out;
31
       ringcounter counter (rstn, clk, out);
32
       always #5 clk = ~clk;
33
       initial begin
34
         $dumpfile("ringcounter.vcd");
35
                             $dumpvars(0, tb_ringcounter);
36
         $monitor($time,"\( \)\", out);
37
         rstn <= 0;
38
         clk <= 0;
39
         repeat (1) @ (posedge clk);
40
         rstn <= 1;
41
         repeat (17) @ (posedge clk);
42
         $finish;
43
      end
44
   endmodule
```


ELL201 EXPERIMENT 7

Kanishk Singhal 2019MT10698

May 2021

1 The reduced state diagram for the Moore Machine

My entry number is 2019MT10698, thus the sequence to be generated is $\{0,0,0,1,0,0\}$



2 Number of flip flops

The total number of states in the reduced state diagram are 6, thus the number of flip flops used are $\lceil log_2 6 \rceil$, which is equal to 3.

3 Assigning values to the states


- $S_0 = 000$
- $S_1 = 001$
- $S_2 = 010$
- $S_3 = 011$
- $S_4 = 100$
- $S_5 = 101$


4 State Table


\mathbb{Q}_2^n	Q_1^n	Q_0^n	X	$Q_2^{n+1}(D_2)$	$Q_1^{n+1}(D_1)$	$Q_0^{n+1}(D_0)$	Y
0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0
0	0	1	0	0	1	0	0
0	0	1	1	0	1	0	0
0	1	0	0	0	1	1	1
0	1	0	1	0	1	1	1
0	1	1	0	1	0	0	0
0	1	1	1	1	0	0	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	1	0
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0

5 K-Maps


- $D_2 = Q_2 Q_0' + Q_1 Q_0$
- $D_1 = Q_1 Q_0' + Q_2' Q_1' Q_0$
- $D_0 = Q_0'X + Q_1Q_0' + Q_2Q_0'$
- $\bullet \ Y = Q_1 Q_0'$







(b) K Map for D_1



(c) K Map for D_0

(d) K Map for Y

6 Verilog Code

```
nodule dff(input D, input iniv, input clk, input rst, output reg Q, output Qbar);
2 always @(posedge clk)
   if(!rst)
       Q <= iniv;
   else
       Q \ll D;
   assign Qbar = !Q;
   endmodule
   module fsm(input rst, input clk, input X, output Y);
   wire d0,d1,d2,q0,q1,q2,q3,qn0,qn1,qn2,qn3;
12
13
   assign d0 = (!q0 \& X) | (q1 \& !q0) | (q2 \& !q0);
14
   assign d1 = (q1 & !q0) | (!q2 & !q1 & q0);
15
   assign d2 = (q2 \& !q0) | (q1 \& q0);
16
17
18
   dff df0 (d0, 1'b0, clk, rst, q0, qn0);
19
   dff df1 (d1, 1'b0, clk, rst, q1, qn1);
20
   dff df2 (d2, 1'b0, clk, rst, q2, qn2);
^{21}
22
   assign Y = q1 & !q0;
23
   endmodule
25
   //The code below is for test bench
26
   module tb_fsm;
27
       reg clk;
28
       reg rstn;
29
       reg X;
       wire out;
31
       fsm counter (rstn, clk, X, out);
32
       always #5 clk = ~clk;
33
       always #30 X = !X;
34
       initial begin
35
         $dumpfile("fsm.vcd");
36
                             $dumpvars(0, tb_fsm);
37
         $monitor($time,"\'\\b", out);
38
         rstn <= 0;
39
         clk <= 0;
40
         X <= 1;
41
         repeat (1) @ (posedge clk);
42
         rstn <= 1;
43
         repeat (17) @ (posedge clk);
44
          $finish;
45
      end
46
47 endmodule
```




Figure 2: The output waveform