

ELL201 EXPERIMENT 6

Kanishk Singhal
2019MT10698

May 2021

1 Question 1

1.1 State Table

Q_3^n	Q_2^n	Q_1^n	Q_0^n	Q_3^{n+1}	Q_2^{n+1}	Q_1^{n+1}	Q_0^{n+1}
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	1
0	0	1	1	0	0	1	0
0	0	1	0	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	0	1	0	1
0	1	0	1	0	1	0	0
0	1	0	0	1	1	0	0
1	1	0	0	1	1	0	1
1	1	0	1	1	1	1	1
1	1	1	1	1	1	1	0
1	1	1	0	1	0	1	0
1	0	1	0	1	0	1	1
1	0	1	1	1	0	0	1
1	0	0	1	1	0	0	0
1	0	0	0	0	0	0	0

1.2 Number of SR Flip Flops

The number of bits required are $\log_2(16)$, which is equal to 4, hence the number of SR Flip Flops required are 4

1.3 Assigning value to SR Flip Flops

Q_3^n	Q_2^n	Q_1^n	Q_0^n	Q_3^{n+1}	Q_2^{n+1}	Q_1^{n+1}	Q_0^{n+1}	S_3	R_3	S_2	R_2	S_1	R_1	S_0	R_0
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	0
0	0	0	1	0	0	1	1	0	X	0	X	1	0	X	0
0	0	1	1	0	0	1	0	0	X	0	X	X	0	0	1
0	0	1	0	0	1	1	0	0	X	1	0	X	0	0	X
0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	0
0	1	1	1	0	1	0	1	0	X	X	0	0	1	X	0
0	1	0	1	0	1	0	0	0	X	X	0	0	X	0	1
0	1	0	0	1	1	0	0	1	0	X	0	0	X	0	X
1	1	0	0	1	1	0	1	X	0	X	0	0	X	1	0
1	1	0	1	1	1	1	1	X	0	X	0	1	0	X	0
1	1	1	1	1	1	1	0	X	0	X	0	X	0	0	1
1	1	1	0	1	0	1	0	X	0	0	1	X	0	0	X
1	0	1	0	1	0	1	1	X	0	0	X	X	0	1	0
1	0	1	1	1	0	0	1	X	0	0	X	0	1	X	0
1	0	0	1	1	0	0	0	X	0	0	X	0	X	0	1
1	0	0	0	0	0	0	0	0	1	0	X	0	X	0	X

1.4 Using K-Maps

The values of:

- $S_3 = Q_2 Q_1' Q_0'$
- $S_3 = Q_2 Q_1' Q_0'$
- $R_3 = Q_2' Q_1' Q_0'$
- $S_2 = Q_3' Q_1 Q_0'$
- $R_2 = Q_3 Q_1 Q_0'$
- $S_1 = Q_3' Q_2' Q_0 + Q_3 Q_2 Q_0$
- $R_1 = Q_3 Q_2' Q_0 + Q_3' Q_2 Q_0$
- $S_0 = Q_3' Q_2 Q_1 + Q_3' Q_2' Q_1' + Q_3 Q_2 Q_1' + Q_3 Q_2' Q_1$
- $R_0 = Q_3' Q_2 Q_1' + Q_3' Q_2' Q_1 + Q_3 Q_2 Q_1 + Q_3 Q_2' Q_1'$

		Q_1Q_0			
		00	01	11	10
Q_3Q_2	00	1	X	0	0
	01	0	0	X	1
	11	1	X	0	0
	10	0	0	X	1

		Q_1Q_0			
		00	01	11	10
Q_3Q_2	00	0	0	1	X
	01	X	1	0	0
	11	0	0	1	X
	10	X	1	0	0

		Q_1Q_0			
		00	01	11	10
Q_3Q_2	00	0	1	X	X
	01	0	0	0	X
	11	0	1	X	X
	10	0	0	0	X

(a) K Map for S_0

(b) K Map for R_0

(c) K Map for S_1

$Q_3Q_2 \backslash Q_1Q_0$		00	01	11	10
		00	01	11	10
Q_3Q_2	00	X	0	0	0
	01	X	X	1	0
	11	X	0	0	0
	10	X	X	1	0

$Q_3Q_2 \backslash Q_1Q_0$		Q_1Q_0			
		00	01	11	10
Q_3Q_2	00	0	0	0	1
	01	X	X	X	X
	11	X	X	X	0
	10	0	0	0	0

		Q_1Q_0			
		00	01	11	10
Q_3Q_2	00	X	X	X	0
	01	0	0	0	0
	11	0	0	0	1
	10	X	X	X	X

(d) K Map for R_1

(e) K Map for S_2

(f) K Map for R_2

$Q_3Q_2 \backslash Q_1Q_0$		Q_1Q_0			
		00	01	11	10
Q_3Q_2	00	0	0	0	0
	01	1	0	0	0
	11	X	X	X	X
	10	0	X	X	X

		Q_1Q_0			
		00	01	11	10
Q_3Q_2	00	X	X	X	X
	01	0	X	X	X
	11	0	0	0	0
	10	1	0	0	0

(g) K Map for S_3

(h) K Map for R_3

1.5 Verilog code

```
1 module srff(input S, input R, input clk, input rst, output reg Q, output Qbar);
2 always @(posedge clk)
3 if (!rst)
4     Q <= 0;
5 else begin
6     if(!S & !R)
7         Q <= Q;
8     else if(!S & R)
9         Q <= 0;
10    else if(S & !R)
11        Q <= 1;
12 end
13 assign Qbar = !Q;
14 endmodule
15 module graycode(input rst, input clk, output [3:0] out);
16 wire r0,r1,r2,r3,s0,s1,s2,s3,s4,q0,q1,q2,q3,qn0,qn1,qn2,qn3;
17 assign s0 = (!q3 & !q2 & !q1) | (!q3 & q2 & q1) | (q3 & !q2 & q1) | (q3 & q2 & !q1);
18 assign r0 = (!q3 & !q2 & q1) | (!q3 & q2 & !q1) | (q3 & !q2 & !q1) | (q3 & q2 & q1);
19
20 assign s1 = (!q3 & !q2 & q0) | (q3 & q2 & q0);
21 assign r1 = (!q3 & q2 & q0) | (q3 & !q2 & q0);
22 assign s2 = (!q3 & q1 & !q0);
23 assign r2 = (q3 & q1 & !q0);
24 assign s3 = (q2 & !q1 & !q0);
25 assign r3 = (!q2 & !q1 & !q0);
26
27 srff sr3 (s3, r3, clk, rst, q3, qn3);
28 srff sr2 (s2, r2, clk, rst, q2, qn2);
29 srff sr1 (s1, r1, clk, rst, q1, qn1);
30 srff sr0 (s0, r0, clk, rst, q0, qn0);
31
32 assign out = {q3, q2, q1, q0};
33
34 endmodule
35
36 //The code written below is for test bench
37 module tb_graycode;
38     reg clk;
39     reg rstn;
40     wire [3:0] out;
41     graycode counter (rstn, clk, out);
42     always #5 clk = ~clk;
43     initial begin
44         $dumpfile("graycode.vcd");
45         $dumpvars(0, tb_graycode);
46         $monitor($time,"_%"b", out);
47         rstn <= 0;
48         clk <= 0;
49         repeat (1) @ (posedge clk);
50         rstn <= 1;
51         repeat (17) @ (posedge clk);
52         $finish;
53     end
54 endmodule
```




Figure 2: Waveform of graycode

2 Question 2

2.1 Number of D Flip Flops

The number of DFF required are 4. As, the number of states are 15, so number of DFF = $\lceil \log_2 15 \rceil$ which is equal to 4

2.2 Assigning value to D

Q3	Q2	Q1	Q0	D3	D2	D1	D0
0	0	0	1	1	0	0	0
1	0	0	0	0	1	0	0
0	1	0	0	0	0	1	0
0	0	1	0	1	0	0	1
1	0	0	1	1	1	0	0
1	1	0	0	0	1	1	0
0	1	1	0	1	0	1	1
1	0	1	1	0	1	0	1
0	1	0	1	1	0	1	0
1	0	1	0	1	1	0	1
1	1	0	1	1	1	1	0
1	1	1	0	1	1	1	1
1	1	1	1	0	1	1	1
0	1	1	1	0	0	1	1
0	0	1	1	0	0	0	1

The last digit of my entry number is 8, thus the counter starts from 1000. Hence, the transition would be from 1000 \rightarrow 0100 \rightarrow 0010 \rightarrow 1001 \rightarrow 1100 \rightarrow 0110 \rightarrow 1011 \rightarrow 0101 \rightarrow 1010 \rightarrow 1101 \rightarrow 1110 \rightarrow 1111 \rightarrow 0111 \rightarrow 0011 \rightarrow 0001 \rightarrow 1000 and then repeating itself

No, the counter doesn't cover all the 16 states. The state 0000 is not covered. The counter is behaving as a mod 15 counter, as it is repeating the states after 15 transitions. It doesn't depend on the initial state, as it repeats itself after 15 transitions covering all the 15 states.

The values of:

- $D_3 = Q_0 \oplus Q_1$
- $D_2 = Q_3$
- $D_1 = Q_2$
- $D_0 = Q_1$

$Q_3Q_2 \backslash Q_1Q_0$		00	01	11	10
		00	01	11	10
00		X	0	1	1
01		0	0	1	1
11		0	0	1	1
10		0	0	1	1

(a) K Map for D_0

$Q_3Q_2 \backslash Q_1Q_0$		00	01	11	10
		00	01	11	10
00		X	0	0	0
01		1	1	1	1
11		1	1	1	1
10		0	0	0	0

(b) K Map for D_1

$Q_3Q_2 \backslash Q_1Q_0$		00	01	11	10
		00	01	11	10
00		X	0	0	0
01		0	0	0	0
11		1	1	1	1
10		1	1	1	1

(c) K Map for D_2

$Q_3Q_2 \backslash Q_1Q_0$		00	01	11	10
		00	01	11	10
00		X	1	0	1
01		0	1	0	1
11		0	1	0	1
10		0	1	0	1

(d) K Map for D_3




Figure 4: Waveform of ring counter

2.3 Verilog code

```

1 module dff(input D, input iniv, input clk, input rst, output reg Q, output Qbar);
2   always @(posedge clk)
3   if(!rst)
4     Q <= iniv;
5   else
6     Q <= D;
7   assign Qbar = !Q;
8 endmodule
9
10 module ringcounter(input rst, input clk, output [3:0] out);
11
12   wire d0,d1,d2,d3,q0,q1,q2,q3,qn0,qn1,qn2,qn3;
13
14   assign d0 = q1;
15   assign d1 = q2;
16   assign d2 = q3;
17   assign d3 = q1^q0;
18
19   dff df0 (d0, 1'b1, clk, rst, q0, qn0);
20   dff df1 (d1, 1'b0, clk, rst, q1, qn1);
21   dff df2 (d2, 1'b0, clk, rst, q2, qn2);
22   dff df3 (d3, 1'b0, clk, rst, q3, qn3);
23
24   assign out = {d3,d2,d1,d0};
25 endmodule
26
27 //the code written below is for test bench
28 module tb_ringcounter;
29   reg clk;
30   reg rstn;
31   wire [3:0] out;
32   ringcounter counter (rstn, clk, out);
33   always #5 clk = ~clk;
34   initial begin
35     $dumpfile("ringcounter.vcd");
36     $dumpvars(0, tb_ringcounter);
37     $monitor($time,"_%"b", out);
38     rstn <= 0;
39     clk <= 0;
40     repeat (1) @ (posedge clk);
41     rstn <= 1;
42     repeat (17) @ (posedge clk);
43     $finish;
44   end
45 endmodule

```


ELL201 EXPERIMENT 7

Kanishk Singhal
2019MT10698

May 2021

1 The reduced state diagram for the Moore Machine

My entry number is 2019MT10698, thus the sequence to be generated is $\{0,0,0,1,0,0\}$



2 Number of flip flops

The total number of states in the reduced state diagram are 6, thus the number of flip flops used are $\lceil \log_2 6 \rceil$, which is equal to 3.

3 Assigning values to the states

The values of:

- $S_0 = 000$
- $S_1 = 001$
- $S_2 = 010$
- $S_3 = 011$
- $S_4 = 100$
- $S_5 = 101$

4 State Table

Q_2^n	Q_1^n	Q_0^n	X	$Q_2^{n+1}(D_2)$	$Q_1^{n+1}(D_1)$	$Q_0^{n+1}(D_0)$	Y
0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0
0	0	1	0	0	1	0	0
0	0	1	1	0	1	0	0
0	1	0	0	0	1	1	1
0	1	0	1	0	1	1	1
0	1	1	0	1	0	0	0
0	1	1	1	1	0	0	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	1	0
1	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0

5 K-Maps

The values of:

- $D_2 = Q_2Q'_0 + Q_1Q_0$
- $D_1 = Q_1Q'_0 + Q'_2Q'_1Q_0$
- $D_0 = Q'_0X + Q_1Q'_0 + Q_2Q'_0$
- $Y = Q_1Q'_0$

		Q_0X			
		00	01	11	10
Q_2Q_1	00	0	0	0	0
	01	0	0	1	1
	11	X	X	X	X
	10	1	1	0	0

(a) K Map for D_2

		Q_0X			
		00	01	11	10
Q_2Q_1	00	0	0	1	1
	01	1	1	0	0
	11	X	X	X	X
	10	0	0	0	0

(b) K Map for D_1

		Q_0X			
		00	01	11	10
Q_2Q_1	00	0	1	0	0
	01	1	1	0	0
	11	X	X	X	X
	10	1	1	0	0

(c) K Map for D_0

	Q_1Q_0			
	00	01	11	10
0	0	0	0	1
1	0	0	X	X

(d) K Map for Y

6 Verilog Code

```
1 module dff(input D, input iniv, input clk, input rst, output reg Q, output Qbar);
2 always @(posedge clk)
3 if(!rst)
4     Q <= iniv;
5 else
6     Q <= D;
7 assign Qbar = !Q;
8 endmodule
9
10 module fsm(input rst, input clk, input X, output Y);
11
12 wire d0,d1,d2,q0,q1,q2,q3,qn0,qn1,qn2,qn3;
13
14 assign d0 = (!q0 & X) | (q1 & !q0) | (q2 & !q0);
15 assign d1 = (q1 & !q0) | (!q2 & !q1 & q0);
16 assign d2 = (q2 & !q0) | (q1 & q0);
17
18
19 dff df0 (d0, 1'b0, clk, rst, q0, qn0);
20 dff df1 (d1, 1'b0, clk, rst, q1, qn1);
21 dff df2 (d2, 1'b0, clk, rst, q2, qn2);
22
23 assign Y = q1 & !q0;
24 endmodule
25
26 //The code below is for test bench
27 module tb_fsm;
28     reg clk;
29     reg rstn;
30     reg X;
31     wire out;
32     fsm counter (rstn, clk, X, out);
33     always #5 clk = ~clk;
34     always #30 X = !X;
35     initial begin
36         $dumpfile("fsm.vcd");
37         $dumpvars(0, tb_fsm);
38         $monitor($time,"_%"b", out);
39         rstn <= 0;
40         clk <= 0;
41         X <= 1;
42         repeat (1) @ (posedge clk);
43         rstn <= 1;
44         repeat (17) @ (posedge clk);
45         $finish;
46     end
47 endmodule
```




Figure 2: The output waveform