ECE 2050 Digital Logic and Systems

Chapter 3: Logic Gates

Instructor: Yue ZHENG, Ph.D.

Announcements

☐ HW1 has been released. Due on Feb. 20, 2025.

Last Week


- □ Base-R Number System
 - □ Decimal Number System
 - ☐ Binary Number System
 - Number Conversion
- □ Octal & Hexadecimal Numbers
 - ☐ Conversion btw. Binary, Octal, & Hex. Numbers
- ☐ Binary Arithmetic
- ☐ Signed Numbers and Two's Complement Numbers
- ☐ Fixed-Point Numbers & Floating-Point Numbers
- □ Binary Coded Decimal and Gray Code
- □ Error Codes



Logic Gates

- Perform logic functions:
 - inversion (NOT), AND, OR, NAND, NOR, etc.
- Single-input:
 - NOT gate, buffer
- Two-input/Multiple-input:
 - AND, OR, XOR, NAND, NOR, XNOR


The Inverter



- ☐ Truth Table shows the output for each possible input in terms of levels and corresponding bits.
- ☐ Timing diagrams: a graph that displays the relationship of two or more waveforms with respect to each other on a time basis
- Logic Expression: The complement of a variable designated by a bar over the letter


$$X = \overline{A}$$

Input	Output
LOW (0)	HIGH (1)
HIGH (1)	LOW (0)




Single-Input Logic Gates

NOT




$$Y = \overline{A}$$



BUF

$$Y = A$$

The AND Gate






\boldsymbol{A}	\boldsymbol{B}	AB = X
0	0	$0 \cdot 0 = 0$
0	1	$0 \cdot 1 = 0$
1	0	$1 \cdot 0 = 0$
1	1	$1 \cdot 1 = 1$

- ☐ Timing diagrams:
- Logic Expression

$$X = AB$$




The OR Gate

Inputs
$$\geq 2$$
 Output
$$\begin{array}{c}
A \\
B
\end{array}$$


$$X = A + B$$

- $lue{}$ Logic Expression X = A + B
- ☐ Timing diagrams




The NAND Gate

Inputs ≥ 2 Output




- $\begin{tabular}{|c|c|c|c|c|} \hline $\bf Q$ Logic Expression & $\bf X=\overline{\bf AB}=\overline{\bf A}+\overline{\bf B}$ \\ \hline \end{tabular}$
- ☐ Timing diagrams



■ Truth Table

\boldsymbol{A}	В	$\overline{AB} = X$
0	0	$\overline{0 \cdot 0} = \overline{0} = 1$
0	1	$\overline{0\cdot 1} = \overline{0} = 1$
1	0	$\overline{1 \cdot 0} = \overline{0} = 1$
1	1	$\overline{1\cdot 1}=\overline{1}=0$




The NOR Gate

Inputs ≥ 2 Output


$$\begin{array}{c|c}
A & & \\
B & & \\
\end{array}$$

- ☐ Timing diagrams




■ Truth Table

Inputs		Output
\boldsymbol{A}	В	X
0	0	1
0	1	0
1	0	0
1	1	0




The Exclusive-OR and Exclusive-NOR Gates

■ Exclusive-OR (XOR) Gates




Inputs		Output
\boldsymbol{A}	В	X
0	0	0
0	1	1
1	0	1
1	1	0

■ Exclusive-NOR (XNOR) Gates



	Inputs	Output
\boldsymbol{A}	$\boldsymbol{\mathit{B}}$	\boldsymbol{X}
0	0	1
0	1	0
1	0	0
1	1	1

☐ Timing diagram of XOR and XNOR



XOR: Application

An XOR gate can be used to add two bits

Inpu	t Bits	Output (Sum)
\boldsymbol{A}	\boldsymbol{B}	\sum
0	0	0
0	1	1
1	0	1
1	1	0 (without
)[the 1 carry bit)

Two-input Logic Gates


AND



$$Y = AB$$


Α	В	Υ
0	0	
0	1	
1	0	
1	1	

OR




$$Y = A + B$$

XOR




$$Y = A \oplus B$$

NAND




$$Y = \overline{AB}$$

NOR



$$Y = \overline{A + B}$$

XNOR




$$Y = \overline{A \oplus B}$$

A	В	Υ
0	0	
0	1	
1	0	
1	1	

Multiple-Input Logic Gates


NOR3



$$Y = \overline{A + B + C}$$

Α	В	С	Y
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

AND3



$$Y = ABC$$


Α	В	С	Y
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Multi-input XOR: Odd parity
 Output true if an odd number of inputs are true

A	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Truth table rows are listed in binary order.





Scanned at the American Institute of Physics

George Boole, 1815-1864

- Born to working class parents
- Taught himself mathematics and joined the faculty of Queen's College in Ireland
- Wrote An Investigation of the Laws of Thought (1854)
- Introduced binary variables
- Introduced the three fundamental logic operations: AND, OR, and NOT

Logic Levels

Logic Levels


- Discrete voltages represent 1 and 0
- For example:
 - 0 = ground (GND) or 0 volts
 - $1 = V_{DD}$ or 5 volts
- What about 4.99 volts? Is that a 0 or a 1?
- What about 3.2 volts?

Logic Levels

- Range of voltages for 1 and 0
- Different ranges for inputs and outputs to allow for *noise*

What is Noise?

- Anything that degrades the signal
 - E.g., resistance, power supply noise, coupling to neighboring wires, etc.
- Example: a gate (driver) outputs 5 V but, because of resistance in a long wire, receiver gets 4.5 V




The Static Discipline

 With logically valid inputs, every circuit element must produce logically valid outputs

Use limited ranges of voltages to represent discrete values

Noise Margins




High Noise Margin:

 $NM_H =$


Low Noise Margin:


 $NM_I =$


DC Transfer Characteristics



DC Transfer Characteristics







VDD Scaling

- In 1970's and 1980's, $V_{DD} = 5 \text{ V}$
- V_{DD} has dropped
 - Avoid frying tiny transistors
 - Save power
- 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, 1.0 V, ...
 - Be careful connecting chips with different supply voltages

VDD Scaling

- In 1970's and 1980's, $V_{DD} = 5 \text{ V}$
- V_{DD} has dropped
 - Avoid frying tiny transistors
 - Save power
- 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, 1.0 V, ...
 - Be careful connecting chips with different supply voltages

Chips operate because they contain magic smoke

Proof: if the magic smoke is let out, the chip stops working



Logic Family Examples

Logic Family	V_{DD}	V _{IL}	V _{IH}	V _{OL}	V _{OH}
TTL	5 (4.75 - 5.25)	0.8	2.0	0.4	2.4
CMOS	5 (4.5 - 6)	1.35	3.15	0.33	3.84
LVTTL	3.3 (3 - 3.6)	0.8	2.0	0.4	2.4
LVCMOS	3.3 (3 - 3.6)	0.9	1.8	0.36	2.7

Chapter Review

- ☐ Logic gates
 - ◆ Inverter, AND, OR, NAND, NOR, XOR, XNOR
 - ◆ Truth Table
 - ◆ Timing diagram
 - Logic expression
 - Distinctive Shape Symbols
- ☐ Logic Levels
 - ◆ Logic levels
 - ◆ Noise Margins

True/False Quiz



An inverter performs a NOT operation.



A NOT gate cannot have more than one input.



If any input to an OR gate is zero, the output is zero.



If all inputs to an AND gate are 1, the output is 0.



A NAND gate can be considered as an AND gate followed by a NOT gate.



A NOR gate can be considered as an OR gate followed by an inverter.



The output of an exclusive-OR is 0 if the inputs are opposite.





