
## ECE2050 Homework 8


**Due**: April 28, 2025

**Q1** For the ripple counter shown below, please fill in the logic level for  $Q_1$  and  $Q_0$  for seven clock pulses, assuming the initial state is 00.



Clock Pulse	Q1	Q0
Initially	0	0
1	0	Į.
2		0
3	1	I
4	0	0
5	0	
6		0
7		[


Q2 For the ripple counter below, assume that each flip-flop has a propagation delay from the triggering edge of the clock to a change in the Q output of 8 ns. Determine the worst-case (longest) delay time from a clock pulse to the arrival of the counter in a given state. Specify the state or states for which this worst-case delay occurs.



$$t_{p(max)} = 3(8 \text{ ns}) = 24 \text{ ns}$$

Worst-case delay occurs when all flip-flops change state from 011 to 100 or from 111 to 000.

Q3 Please write down the boolean expressions to get J and K inputs to each flip-flop. Please fill in the state sequence table for 10 clock cycles. Explain how these conditions in each case cause the counter to go to the next proper state.





Clock Pulse	Q3	Q2	Q1	Q0
Initially	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	(	0	0
5	0	ſ	0	1
6	0			0
7	V	1	1	1
8	1	0	0	0
9	1	0	0	1
10	O	0	0	0

$$J_0 = K_0 = 1$$
  
 $J_1 = K_1 = Q_0 Q_0$   
 $J_2 = K_2 = Q_0 Q_1$   
 $J_3 = K_3 = Q_0 Q_1 Q_2 + Q_0 Q_3$ 

Function: Decade counter through a BCD sequence.

**Q4** The waveforms below are applied to the count enable, clear, and clock inputs as indicated. Show the counter output waveforms in proper relation to these inputs. The clear input is asynchronous.





**Q5** What type is the state machine in Fig. 1? Using binary state encoding, complete a state transition table and output table for the FSM. Write Boolean equations for the next state and output and sketch a schematic of the FSM.





Figure 1: State Transition diagram for Q5


Mealy FSM.

State	S1:0 Encoding
٥٥	ออ
Si	0
52	10


Curren	t State	Lyp	aut	Next	State	Output
<i>S</i> ,	S.	Α	В	Si	56	Y
0	O	0	Χ	0	0	0
0	0	1	x	0	1	0
0	1	Х	0	0	O	0
0	[	X	1	1	O	0
1	0	1	1	1	O	1
ſ	0	0	χ	0	0	0
1	0	1	0	0	0	0




**Q6** Design a counter to produce the following binary sequence. Use J-K flip-flops.



Curr	ent s	tate	Next	- Sta	nte		FL	ip-Flop	, Inp	wts	
dz	Q,	Qo	$\mathscr{Q}_{\Sigma}'$	$Q_1'$	O'o	J.	K₂	Jı	K۱	Jo	K.
0	0	0	1	บ	1	1	Χ	0	Χ	1	Х
1	0	1	0	0		×	١	0	Χ	χ	0
0	0	I	0	I	O	0	χ	1	Χ	Χ	1
0	1	0	1	l	١	1	Χ	Х	0		X
1	1	١	1	1	0	X	O	X	O	X	
1	ı	0	0	1	1	X	1	Х	0		χ
0	1	1	1	0	0		X	Х		×	1
[	0	0	0	0	0	x	1	0	Χ	0	Χ




Q7 Design a binary counter with the sequence shown in the below state diagram.




Cu	rent	S <del>.1</del>	ate				Next	State			
	7 0,0 (				UP	( Y=	()		Dow	r (5=	۰) <u> </u>
$Q_{\mathfrak{z}}$	Ø2	Q <sub>1</sub>	Ø <sub>o</sub>	Ø	Qí	<b>Q</b> <sub>1</sub> ′	<b>Ø</b> ₀′	Ø	$Q_{\nu}^{\prime}$	<b>Q</b> <sub>1</sub> ′	Q₀′
0	0	0	١	Ó	0	ſ	0	1	O	ſ	O
0	0	1	0	0	l	0	0	0	Ø	Q	1
Ō	l	0	0	0	ſ	l	0	0	0	(	O
0	l	l	0	1	0	0	0	0	1	0	0
[	0	0	0	l	0	١	0	0	I	l	0
1	0	١	0	0	0	0	١	1	0	0	O

	1 0 1			
Y=1	\( \frac{1}{2} \)	D2 0302	V1 03002	Do Q303 00 01 11 10
1-1	0,00,01,11,10	Q100 00 01 11 10	Q100 00 01 11 10	0001110
	00 0 1	00	00 1	00 0 0
	01 0	01 0	01	01 0
	11	11	11	11
	10010	10 0 0	10 0 0 0	10001
Y-0	Ps Qsylls	De Que	DI LONG	Do Que
Y=0	X-7/V	0,00,00 01 11 10	D Q 00 01 11 10	D. Q.O. 00 01 11 10
Y=0	$\mathcal{N}_{2}$	00 0 1 1 10 00 0 0 1	00 00 01 11 10 00 0 1 1 1	Do Q303 00 01 11 10 00 00 00 00 00 00 00 00 00
Y=0	0,00,00,11,10	0,000 11 10		
Y=0	00 0 0	00 0 1	00 7 1 1	00 0 0
Y=0	00 0 0	00 0 1 10 00 01 00 00 01 00 00	00 7 1 1	00 0 0

 $D_3 = Y(Q_3 \overline{Q_1} + Q_2 Q_1) + \overline{Y}(Q_0 + Q_3 Q_1)$   $D_2 = Y(Q_2 \overline{Q_1} + \overline{Q_3} \overline{Q_2} Q_1) + \overline{Y}(Q_3 \overline{Q_1} + Q_2 Q_1)$   $D_1 = \overline{Q_1}$   $D_0 = YQ_3 Q_1 + \overline{Y} \overline{Q_3} \overline{Q_2} Q_1$ 



Q8 Develop a table for use in testing the counter below that will show the frequency at the final RCO output for all possible open failures (assume the logical level for the open port is high) of the parallel data inputs  $(D_0, D_1, D_2, \text{ and } D_3)$  taken one at a time. Use 10 MHz as the test frequency for the clock.



Stage	Open	Loaded Count	$f_{ m out}$
1	0	63C1	250.006 Hz
1	1	63C2	250.012 Hz
1	2	63C4	250.025 Hz
1	3	63C8	250.050 Hz
2	0	63D0	250.100 Hz
2	1	63E0	250.200 Hz
2	2	63C0	250 Hz
2	3	63C0	250 Hz
3	0	63C0	250 Hz
3	1	63C0	250 Hz
3	2	67C0	256.568 Hz
3	3	6BC0	263.491 Hz
4	0	73C0	278.520 Hz
4	1	63C0	250 Hz
4	2	63C0	250 Hz
4	3	E3C0	1.383 kHz