

EIE2050 Digital Logic and Systems

Tutorial 11

Zhipeng Xu

Contact: 222010049@link.cuhk.edu.cn


Office: Zhixin334

A. 1K × 4 RAM contains _____address lines and _____ data lines. If want to extend to 1K × 8 RAM, can use ____.

B. 256K × 4 RAM contains _____address lines and _____ data lines. If want to extend to 256K × 8 RAM, can use ____.

- A. 1K × 4 RAM contains <u>10</u> address lines and <u>4</u> data lines. If want to extend to 1K × 8 RAM, can use <u>bit size expansion</u>.
- B. 256K × 4 RAM contains <u>18</u> address lines and <u>4</u> data lines. If want to extend to 256K × 8 RAM, can use <u>word size expansion</u>.

Assuming that a 64k * 8 SRAM has a structure similar to that of the SRAM in Figure 1, determine the number of rows and 8-bit columns in its memory cell array.





64k ×8

= 512 ×128 ×8

= $512 \text{ rows} \times 128 \text{ 8-bit columns}$


What is the difference between SRAM and DRAM?


The difference between SRAM and DRAM is that data in a SRAM are stored in latches or flip-flops indefinitely as long as power is applied while data in a DRAM are stored in capacitors which require periodic refreshing to retain the stored data.

What is the total bit capacity of a ROM that has 14 address lines and 8 data outputs?


$$2^{14} = 16,384$$
 addresses $16,384 \times 8$ bits = **131,072** bits


Design of 1024×8 RAM using 1024×1 RAM. Show the logic diagram.






Design of 512×8 RAM using 128×8 RAM. Show the logic diagram.





Use 16k * 4 DRAMs to build a 64k * 8 DRAM. Show the logic diagram.











Thank You!