ECE 2050 Digital Logic and Systems


Chapter 8: Shift Registers


Instructor: Tinghuan CHEN, Ph.D.

Last Week


- State Elements
- ☐ Bistable Circuit
- ☐ D Latch
- ☐ D Flip Flop
- ☐ J-K Flip Flop
- ☐ Variations on a Flop
 - ☐ Registers
 - ☐ Enabled Flip-Flops
 - ☐ Resettable Flip-Flops
 - ☐ Settable Flip-Flops


Data storage






Data Movement




























































Data Movement



Data in

Serial in/Serial Out Shift Registers




TABLE 8-1

Shifting a 4-bit code into the shift register in Figure 8–3. Data bits are indicated by a beige screen.

$3(Q_3)$	FF3	FF2 (Q ₂)	FF1 (Q ₁)	FF0 (Q_0)	CLK
0	(0	0	0	Initial
0	(0	0	0	1
0	(0	0	1	2
0	(0	1	0	3
0	(1	0	1	4
0	(0	0	0	3 4


TABLE 8-2

Shifting a 4-bit code out of the shift register in Figure 8–3. Data bits are indicated by a beige screen.


CLK	FF0 (Q ₀)	FF1 (Q ₁)	FF2 (Q ₂)	FF3 (Q ₃)
 Initial	1	0	1	0
5	0	1	0	1
6	0	0	1	0
7	0	0	0	1
8	0	0	0	0


Example

- ☐ The first data bit (1) is entered into the register on the first clock pulse and then shifted from left to right as the remaining bits are entered and shifted.
- ☐ The register contains $Q_4Q_3Q_2Q_1Q_0 = 11010 \text{ after}$ five clock pulses.




Serial in/Parallel Out Shift Registers







Example




☐ 74HC164: Fixed-function IC shift register with serial in/parallel out




Parallel In/Serial Out Shift Registers






Parallel In/Serial Out Shift Registers

When SHIFT/LOAD is LOW, G₁ ~ G₄ are enabled → each data bit is applied to the D input of its respective flip-flop;




Parallel In/Serial Out Shift Registers

When SHIFT/LOAD is HIGH, G₁ ~ G₄ are disabled while G₅ ~ G₇ are enabled → data bits are shifted right from one stage to the next.





Example

- On clock pulse 1, the parallel data $(D_0D_1D_2D_3 = 1010)$ are loaded into the register, making Q3 a 0.
- On clock pulse 2 the 1 from Q₂ is shifted onto Q₃;
- On clock pulse 3 the 0 is shifted onto Q₃;
- On clock pulse 4 the last data bit (1) is shifted onto Q₃;
- On clock pulse 5, all data bits have been shifted out, and only 1's remain in the register (assuming the D0 input remains as 1).



Parallel In/Parallel Out Shift Register







- The parallel in/parallel out register employs parallel entry and parallel output.
- Immediately following the simultaneous entry of all data bits, the bits appear on the parallel outputs.


Example

4-Bit Parallel-Access Shift Register







• RIGHT/LEFT controls data bits inside the register to be shifted left or right



• RIGHT/LEFT HIGH: $G_1 \sim G_4$ are enabled, and the state of the Q output of each flip-flop is passed through to the D input of the following flip-flop.




• RIGHT/LEFT LOW: $G_5 \sim G_8$ are enabled, and the Q output of each flip-flop is passed through to the D input of the **preceding** flip-flop.




Example

 4-Bit Bidirectional Universal Shift Register




S ₀	S ₁	Func.
HIGH	HIGH	Parallel Loading
HIGH	LOW	Shift right
LOW	HIGH	Shift left
LOW	LOW	Inhibit




Shift Register Applications

Time Delay




* Data shifts from Q_0 toward Q_7 .

- □ A serial in/serial out shift register can provide a time delay from input to output
- ☐ The delay is a function of both the number of stages (n) in the register and the clock frequency.




One-Shot Logics

- When a pulse is applied, the output of gate G_1 goes LOW. This HIGH-to-LOW transition is coupled through the capacitor to the input of inverter G_2 . This G_2 HIGH output is connected back into G_1 , keeping its output LOW.
- The capacitor immediately begins to charge through R toward the high voltage level. The rate at which it charges is determined by the RC time constant. When the capacitor charges to a certain level, which appears as a HIGH to G_2 , the output goes back LOW.




A single narrow trigger pulse produces a single output pulse whose time duration is controlled by the RC time constant.

S/P Data Converter



- □ Serial data transmission can reduce the number of wires in the transmission line.
- ☐ USB (universal serial bus) is used to connect keyboards printers, scanners, and more to the computer.




UART

Micro-Processor Universal Asynchronous Receiver Transmitter: Data bus Interfacing device for data conversions Buffers Parallel data bus Serial data out Micro-Transmitter Receiver External **UART** processor data register data register Serial data in device system (printer, communications system, etc.) Transmitter Receiver serial in/parallel CLKparallel in/serial CLK out shift register out shift register Serial data out Serial data in


External Device


Keyboard Encoder

- ☐ Initially, 11111110 is loaded into the ring counter when Power ON;
- ☐ Then, the ring counter "scans" the rows for a key closure as the clock signal shifts the 0 around the counter at a 5 kHz rate.
- ☐ If a key closure occurs, one COLUMN line is connected to one ROW line. When the ROW line is taken LOW by the ring counter, that particular COLUMN line is also pulled LOW.
- ☐ The 3-bit ROW code plus the 3-bit COLUMN code uniquely identifies the key that is closed.
- When a key is closed, the two one-shots produce a delayed clock pulse to parallel-load the 6-bit code into the key code register. (To avoid contact bounce)
- □ The first one-shot output inhibits the ring counter to prevent it from scanning when the data are being loaded into the key code register.




Keyboard Encoder





Johnson Counter Ring Counter

Johnson Counters




Four-bit Johnson sequence.

Clock Pulse	Q_0	Q_1	Q_2	Q_3
0	0	0	0	0 ←
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1 —

- Q' of the last flip-flop is connected back to the D input of the first flip-flop
- ☐ If the counter starts at 0, this feedback arrangement produces a characteristic sequence of states
- ☐ In general, a Johnson counter will produce a modulus of 2n, where n is the number of stages in the counter, e.g. for n=4 stages, 8 states.

Ring Counters




- Q is fed back from the last stage
- Initially, a 1 is preset into the first flip-flop, and the rest of the flipflops are cleared.

Ten-bit ring counter sequence.

Clock Pulse	Q_0	Q_1	Q_2	Q_3	Q_4	Q_5	Q_6	Q_7	Q_8	Q_9
0	1	0	O	O	0	0	O	O	О	0 <
1	0	1	O	O	O	O	O	O	O	O
2	0	O	1	O	O	O	O	O	O	O
3	0	O	O	1	O	O	O	O	O	O
4	0	O	O	O	1	O	O	O	O	O
5	0	O	O	O	O	1	O	O	O	O
6	0	O	O	O	O	O	1	O	0	O
7	0	O	O	O	O	O	O	1	O	O
8	0	O	O	O	O	0	O	O	1	O
9	0	O	O	O	O	O	O	O	O	1

Example



Chapter Review

- **□**Shift Registers
 - □Data storage
 - □ Data movement
 - □Serial/Parallel In Serial/Parallel Out
- □Bidirectional Shift Registers
- □Shift Register Applications
 - □Time Delay
 - □Serial-to-Parallel Data Converter
 - □UART (Universal Asynchronous Receiver Transmitter
 - ■Keyboard Encoder
- □Johnson Counter & Ring Counter

True/False Quiz

- Shift registers consist of an arrangement of flip-flops.
- A shift register cannot be used to store data.
- A serial shift register accepts one bit at a time on a single line.
- All shift registers are defined by specified sequences.
- - A shift register counter is a shift register with the serial output connected back to the serial input.
- A shift register with four stages can store a maximum count of fifteen.
- The Johnson counter is a special type of shift register.
- The modulus of an 8-bit Johnson counter is eight.
- A ring counter uses one flip-flop for each state in its sequence.
- A shift register cannot be used as a time delay device.