


last remainder to be produced is the MSB (most significant bit). This procedure is illustrated as follows for converting the decimal number 12 to binary.




### EXAMPLE 2-6

Convert the following decimal numbers to binary:


- (a) 19      (b) 45

### Solution

(a)



(b)



### CALCULATOR SESSION

Conversion of a Decimal Number to a Binary Number  
Convert decimal 57 to binary.

DEC

TI-36X Step 1:

Step 2:

BIN

Step 3:

**111001**

### Related Problem

Convert decimal number 39 to binary.

## Converting Decimal Fractions to Binary

Examples 2–5 and 2–6 demonstrated whole-number conversions. Now let's look at fractional conversions. An easy way to remember fractional binary weights is that the most significant weight is 0.5, which is  $2^{-1}$ , and that by halving any weight, you get the next lower weight; thus a list of four fractional binary weights would be 0.5, 0.25, 0.125, 0.0625.

### Sum-of-Weights


The sum-of-weights method can be applied to fractional decimal numbers, as shown in the following example:

$$0.625 = 0.5 + 0.125 = 2^{-1} + 2^{-3} = 0.101$$

There is a 1 in the  $2^{-1}$  position, a 0 in the  $2^{-2}$  position, and a 1 in the  $2^{-3}$  position.

### Repeated Multiplication by 2

As you have seen, decimal whole numbers can be converted to binary by repeated division by 2. Decimal fractions can be converted to binary by repeated multiplication by 2. For example, to convert the decimal fraction 0.3125 to binary, begin by multiplying 0.3125 by 2 and then multiplying each resulting fractional part of the product by 2 until the fractional product is zero or until the desired number of decimal places is reached. The carry digits, or carries, generated by the multiplications produce the binary number. The first carry produced is the MSB, and the last carry is the LSB. This procedure is illustrated as follows:



Continue to the desired number of decimal places  
or stop when the fractional part is all zeros.

### SECTION 2–3 CHECKUP

- Convert each decimal number to binary by using the sum-of-weights method:  
(a) 23    (b) 57    (c) 45.5
- Convert each decimal number to binary by using the repeated division-by-2 method (repeated multiplication-by-2 for fractions):  
(a) 14    (b) 21    (c) 0.375

## 2-4 Binary Arithmetic

Binary arithmetic is essential in all digital computers and in many other types of digital systems. To understand digital systems, you must know the basics of binary addition, subtraction, multiplication, and division. This section provides an introduction that will be expanded in later sections.

After completing this section, you should be able to

- ◆ Add binary numbers
- ◆ Subtract binary numbers
- ◆ Multiply binary numbers
- ◆ Divide binary numbers

### Binary Addition

In binary  $1 + 1 = 10$ , not 2.

The four basic rules for adding binary digits (bits) are as follows:

|              |                            |
|--------------|----------------------------|
| $0 + 0 = 0$  | Sum of 0 with a carry of 0 |
| $0 + 1 = 1$  | Sum of 1 with a carry of 0 |
| $1 + 0 = 1$  | Sum of 1 with a carry of 0 |
| $1 + 1 = 10$ | Sum of 0 with a carry of 1 |

Notice that the first three rules result in a single bit and in the fourth rule the addition of two 1s yields a binary two (10). When binary numbers are added, the last condition creates a sum of 0 in a given column and a carry of 1 over to the next column to the left, as illustrated in the following addition of  $11 + 1$ :

$$\begin{array}{r}
 \text{Carry} \quad \text{Carry} \\
 & 1 \leftarrow & 1 \leftarrow \\
 & 0 & 1 & 1 \\
 + 0 & & 0 & 1 \\
 \hline
 1 & 0 & -0
 \end{array}$$

In the right column,  $1 + 1 = 0$  with a carry of 1 to the next column to the left. In the middle column,  $1 + 1 + 0 = 0$  with a carry of 1 to the next column to the left. In the left column,  $1 + 0 + 0 = 1$ .

When there is a carry of 1, you have a situation in which three bits are being added (a bit in each of the two numbers and a carry bit). This situation is illustrated as follows:

| Carry bits | →                          |
|------------|----------------------------|
| $1$        | $+ 0 + 0 = 01$             |
| $1$        | $+ 1 + 0 = 10$             |
| $1$        | $+ 0 + 1 = 10$             |
| $1$        | $+ 1 + 1 = 11$             |
|            | Sum of 1 with a carry of 0 |
|            | Sum of 0 with a carry of 1 |
|            | Sum of 0 with a carry of 1 |
|            | Sum of 1 with a carry of 1 |

#### EXAMPLE 2-7

Add the following binary numbers:

- (a)  $11 + 11$       (b)  $100 + 10$   
 (c)  $111 + 11$       (d)  $110 + 100$

**Solution**

The equivalent decimal addition is also shown for reference.

$$\begin{array}{r} \text{(a)} \quad 11 \quad 3 \\ + 11 \quad + 3 \\ \hline 110 \quad 6 \end{array}$$

$$\begin{array}{r} \text{(b)} \quad 100 \quad 4 \\ + 10 \quad + 2 \\ \hline 110 \quad 6 \end{array}$$

$$\begin{array}{r} \text{(c)} \quad 111 \quad 7 \\ + 11 \quad + 3 \\ \hline 1010 \quad 10 \end{array}$$

$$\begin{array}{r} \text{(d)} \quad 110 \quad 6 \\ + 100 \quad + 4 \\ \hline 1010 \quad 10 \end{array}$$

**Related Problem**

Add 1111 and 1100.

**Binary Subtraction**

The four basic rules for subtracting bits are as follows:

$$0 - 0 = 0$$

$$1 - 1 = 0$$

$$1 - 0 = 1$$

$$10 - 1 = 1 \quad 0 - 1 \text{ with a borrow of 1}$$

In binary  $10 - 1 = 1$ , not 9.

When subtracting numbers, you sometimes have to borrow from the next column to the left. A borrow is required in binary only when you try to subtract a 1 from a 0. In this case, when a 1 is borrowed from the next column to the left, a 10 is created in the column being subtracted, and the last of the four basic rules just listed must be applied. Examples 2–8 and 2–9 illustrate binary subtraction; the equivalent decimal subtractions are also shown.

**EXAMPLE 2–8**

Perform the following binary subtractions:

$$\begin{array}{ll} \text{(a)} \quad 11 - 01 & \text{(b)} \quad 11 - 10 \end{array}$$

**Solution**

$$\begin{array}{r} \text{(a)} \quad 11 \quad 3 \\ - 01 \quad - 1 \\ \hline 10 \quad 2 \end{array}$$

$$\begin{array}{r} \text{(b)} \quad 11 \quad 3 \\ - 10 \quad - 2 \\ \hline 01 \quad 1 \end{array}$$

No borrows were required in this example. The binary number 01 is the same as 1.

**Related Problem**

Subtract 100 from 111.

**EXAMPLE 2–9**

Subtract 011 from 101.

**Solution**

$$\begin{array}{r} 101 \quad 5 \\ - 011 \quad - 3 \\ \hline 010 \quad 2 \end{array}$$

Let's examine exactly what was done to subtract the two binary numbers since a borrow is required. Begin with the right column.

$$\begin{array}{r}
 & 0 \\
 & | \\
 & 101 \\
 - & 011 \\
 \hline
 & 010
 \end{array}$$

### Related Problem

Subtract 101 from 110.

## Binary Multiplication

Binary multiplication of two bits is the same as multiplication of the decimal digits 0 and 1.

$$0 \times 0 = 0$$

$$0 \times 1 = 0$$

$$1 \times 0 = 0$$

$$1 \times 1 = 1$$

Multiplication is performed with binary numbers in the same manner as with decimal numbers. It involves forming partial products, shifting each successive partial product left one place, and then adding all the partial products. Example 2–10 illustrates the procedure; the equivalent decimal multiplications are shown for reference.

### EXAMPLE 2–10

Perform the following binary multiplications:

$$(a) 11 \times 11 \quad (b) 101 \times 111$$

### Solution

$$\begin{array}{r}
 11 \\
 \times 11 \\
 \hline
 11 \\
 +11 \\
 \hline
 1001
 \end{array}$$

Partial products

$$\begin{array}{r}
 111 \\
 \times 101 \\
 \hline
 111 \\
 000 \\
 +111 \\
 \hline
 100011
 \end{array}$$

Partial products

### Related Problem

Multiply 1101  $\times$  1010.

## Binary Division

A calculator can be used to perform arithmetic operations with binary numbers as long as the capacity of the calculator is not exceeded.

Division in binary follows the same procedure as division in decimal, as Example 2–11 illustrates. The equivalent decimal divisions are also given.

### EXAMPLE 2–11

Perform the following binary divisions:

$$(a) 110 \div 11 \quad (b) 110 \div 10$$

**Solution**

$$\begin{array}{r} \text{(a)} \quad \begin{array}{r} 10 \\ 11)110 \end{array} \quad \begin{array}{r} 2 \\ 3)6 \end{array} \\ \begin{array}{r} 11 \\ -000 \\ \hline 0 \end{array} \quad \begin{array}{r} 6 \\ 10 \\ -10 \\ \hline 0 \end{array} \\ \hline \end{array}$$

$$\begin{array}{r} \text{(b)} \quad \begin{array}{r} 11 \\ 10)110 \end{array} \quad \begin{array}{r} 3 \\ 2)6 \end{array} \\ \begin{array}{r} 10 \\ -10 \\ \hline 0 \end{array} \quad \begin{array}{r} 6 \\ 0 \\ \hline 0 \end{array} \\ \hline \end{array}$$

**Related Problem**

Divide 1100 by 100.

**SECTION 2-4 CHECKUP**

1. Perform the following binary additions:  
 (a)  $1101 + 1010$       (b)  $10111 + 01101$
2. Perform the following binary subtractions:  
 (a)  $1101 - 0100$       (b)  $1001 - 0111$
3. Perform the indicated binary operations:  
 (a)  $110 \times 111$       (b)  $1100 \div 011$

**2-5 Complements of Binary Numbers**

The 1's complement and the 2's complement of a binary number are important because they permit the representation of negative numbers. The method of 2's complement arithmetic is commonly used in computers to handle negative numbers.

After completing this section, you should be able to

- Convert a binary number to its 1's complement
- Convert a binary number to its 2's complement using either of two methods


**Finding the 1's Complement**

The 1's complement of a binary number is found by changing all 1s to 0s and all 0s to 1s, as illustrated below:

|                 |                |
|-----------------|----------------|
| 1 0 1 1 0 0 1 0 | Binary number  |
| ↓↓↓↓↓↓↓↓        |                |
| 0 1 0 0 1 1 0 1 | 1's complement |

**Change each bit in a number to get the 1's complement.**

The simplest way to obtain the 1's complement of a binary number with a digital circuit is to use parallel inverters (NOT circuits), as shown in Figure 2–2 for an 8-bit binary number.



**FIGURE 2-2** Example of inverters used to obtain the 1's complement of a binary number.

## Finding the 2's Complement

Add 1 to the 1's complement to get the 2's complement.

The 2's complement of a binary number is found by adding 1 to the LSB of the 1's complement.

$$\text{2's complement} = (\text{1's complement}) + 1$$

### EXAMPLE 2-12

Find the 2's complement of 10110010.

#### Solution

|                         |                |
|-------------------------|----------------|
| 10110010                | Binary number  |
| 01001101                | 1's complement |
| $+ \quad \quad \quad 1$ | Add 1          |
| <b>01001110</b>         | 2's complement |

#### Related Problem

Determine the 2's complement of 11001011.

Change all bits to the left of the least significant 1 to get 2's complement.

An alternative method of finding the 2's complement of a binary number is as follows:

1. Start at the right with the LSB and write the bits as they are up to and including the first 1.
2. Take the 1's complements of the remaining bits.

### EXAMPLE 2-13

Find the 2's complement of 10111000 using the alternative method.


#### Solution

|  |                                |
|--|--------------------------------|
| 10111000                                 | Binary number                  |
| <u>01001000</u>                          | 2's complement                 |
| ↑<br>1's complements<br>of original bits | ↑<br>These bits stay the same. |

#### Related Problem

Find the 2's complement of 11000000.

The 2's complement of a negative binary number can be realized using inverters and an adder, as indicated in Figure 2-3. This illustrates how an 8-bit number can be converted to its 2's complement by first inverting each bit (taking the 1's complement) and then adding 1 to the 1's complement with an adder circuit.



**FIGURE 2-3** Example of obtaining the 2's complement of a negative binary number.

**InfoNote**

Processors use the 2's complement for negative integer numbers in arithmetic operations. The reason is that subtraction of a number is the same as adding the 2's complement of the number. Processors form the 2's complement by inverting the bits and adding 1, using special instructions that produce the same result as the adder in Figure 2-3.

**1's Complement Form**

Positive numbers in 1's complement form are represented the same way as the positive sign-magnitude numbers. Negative numbers, however, are the 1's complements of the corresponding positive numbers. For example, using eight bits, the decimal number  $-25$  is expressed as the 1's complement of  $+25$  (00011001) as

$$\begin{array}{r} 11100110 \\ \end{array}$$

**In the 1's complement form, a negative number is the 1's complement of the corresponding positive number.**

**2's Complement Form**

Positive numbers in 2's complement form are represented the same way as in the sign-magnitude and 1's complement forms. Negative numbers are the 2's complements of the corresponding positive numbers. Again, using eight bits, let's take decimal number  $-25$  and express it as the 2's complement of  $+25$  (00011001). Inverting each bit and adding 1, you get

$$\begin{array}{r} -25 = 11100111 \\ \end{array}$$

**In the 2's complement form, a negative number is the 2's complement of the corresponding positive number.**

**EXAMPLE 2-14**

Express the decimal number  $-39$  as an 8-bit number in the sign-magnitude, 1's complement, and 2's complement forms.

**Solution**

First, write the 8-bit number for  $+39$ .

$$\begin{array}{r} 00100111 \\ \end{array}$$

In the *sign-magnitude form*,  $-39$  is produced by changing the sign bit to a 1 and leaving the magnitude bits as they are. The number is

$$\begin{array}{r} 10100111 \\ \end{array}$$

In the *1's complement form*,  $-39$  is produced by taking the 1's complement of  $+39$  (00100111).

$$\begin{array}{r} 11011000 \\ \end{array}$$

In the *2's complement form*,  $-39$  is produced by taking the 2's complement of  $+39$  (00100111) as follows:

$$\begin{array}{r} 11011000 & \text{1's complement} \\ + & 1 \\ \hline 11011001 & \text{2's complement} \end{array}$$

**Related Problem**

Express  $+19$  and  $-19$  as 8-bit numbers in sign-magnitude, 1's complement, and 2's complement.

**The Decimal Value of Signed Numbers****Sign-Magnitude**

Decimal values of positive and negative numbers in the sign-magnitude form are determined by summing the weights in all the magnitude bit positions where there are 1s and ignoring those positions where there are zeros. The sign is determined by examination of the sign bit.

**EXAMPLE 2-15**

Determine the decimal value of this signed binary number expressed in sign-magnitude: 10010101.

**Solution**

The seven magnitude bits and their powers-of-two weights are as follows:

|       |       |       |       |       |       |       |
|-------|-------|-------|-------|-------|-------|-------|
| $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |
| 0     | 0     | 1     | 0     | 1     | 0     | 1     |

Summing the weights where there are 1s,

$$16 + 4 + 1 = 21$$

The sign bit is 1; therefore, the decimal number is  $-21$ .

**Related Problem**

Determine the decimal value of the sign-magnitude number 01110111.

**1's Complement**

Decimal values of positive numbers in the 1's complement form are determined by summing the weights in all bit positions where there are 1s and ignoring those positions where there are zeros. Decimal values of negative numbers are determined by assigning a negative value to the weight of the sign bit, summing all the weights where there are 1s, and adding 1 to the result.

**EXAMPLE 2-16**

Determine the decimal values of the signed binary numbers expressed in 1's complement:

- (a) 00010111      (b) 11101000

**Solution**

- (a) The bits and their powers-of-two weights for the positive number are as follows:

|        |       |       |       |       |       |       |       |
|--------|-------|-------|-------|-------|-------|-------|-------|
| $-2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |
| 0      | 0     | 0     | 1     | 0     | 1     | 1     | 1     |

Summing the weights where there are 1s,

$$16 + 4 + 2 + 1 = +23$$

- (b) The bits and their powers-of-two weights for the negative number are as follows. Notice that the negative sign bit has a weight of  $-2^7$  or  $-128$ .

|        |       |       |       |       |       |       |       |
|--------|-------|-------|-------|-------|-------|-------|-------|
| $-2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |
| 1      | 1     | 1     | 0     | 1     | 0     | 0     | 0     |

Summing the weights where there are 1s,

$$-128 + 64 + 32 + 8 = -24$$

Adding 1 to the result, the final decimal number is

$$-24 + 1 = -23$$

**Related Problem**

Determine the decimal value of the 1's complement number 11101011.

## 2's Complement

Decimal values of positive and negative numbers in the 2's complement form are determined by summing the weights in all bit positions where there are 1s and ignoring those positions where there are zeros. The weight of the sign bit in a negative number is given a negative value.

### EXAMPLE 2-17

Determine the decimal values of the signed binary numbers expressed in 2's complement:

- (a) 01010110      (b) 10101010

#### Solution

- (a) The bits and their powers-of-two weights for the positive number are as follows:

| $-2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |
|--------|-------|-------|-------|-------|-------|-------|-------|
| 0      | 1     | 0     | 1     | 0     | 1     | 1     | 0     |

Summing the weights where there are 1s,

$$64 + 16 + 4 + 2 = +86$$

- (b) The bits and their powers-of-two weights for the negative number are as follows. Notice that the negative sign bit has a weight of  $-2^7 = -128$ .

| $-2^7$ | $2^6$ | $2^5$ | $2^4$ | $2^3$ | $2^2$ | $2^1$ | $2^0$ |
|--------|-------|-------|-------|-------|-------|-------|-------|
| 1      | 0     | 1     | 0     | 1     | 0     | 1     | 0     |

Summing the weights where there are 1s,

$$-128 + 32 + 8 + 2 = -86$$

#### Related Problem

Determine the decimal value of the 2's complement number 11010111.

From these examples, you can see why the 2's complement form is preferred for representing signed integer numbers: To convert to decimal, it simply requires a summation of weights regardless of whether the number is positive or negative. The 1's complement system requires adding 1 to the summation of weights for negative numbers but not for positive numbers. Also, the 1's complement form is generally not used because two representations of zero (00000000 or 11111111) are possible.

## Range of Signed Integer Numbers

We have used 8-bit numbers for illustration because the 8-bit grouping is common in most computers and has been given the special name **byte**. With one byte or eight bits, you can represent 256 different numbers. With two bytes or sixteen bits, you can represent 65,536 different numbers. With four bytes or 32 bits, you can represent  $4.295 \times 10^9$  different numbers. The formula for finding the number of different combinations of  $n$  bits is

$$\text{Total combinations} = 2^n$$

For 2's complement signed numbers, the range of values for  $n$ -bit numbers is

$$\text{Range} = -(2^{n-1}) \text{ to } +(2^{n-1} - 1)$$

where in each case there is one sign bit and  $n - 1$  magnitude bits. For example, with four bits you can represent numbers in 2's complement ranging from  $-(2^3) = -8$  to  $2^3 - 1 = +7$ . Similarly, with eight bits you can go from  $-128$  to  $+127$ , with sixteen bits you can go from

The range of magnitude values represented by binary numbers depends on the number of bits ( $n$ ).

–32,768 to +32,767, and so on. There is one less positive number than there are negative numbers because zero is represented as a positive number (all zeros).

## Floating-Point Numbers

To represent very large integer (whole) numbers, many bits are required. There is also a problem when numbers with both integer and fractional parts, such as 23.5618, need to be represented. The floating-point number system, based on scientific notation, is capable of representing very large and very small numbers without an increase in the number of bits and also for representing numbers that have both integer and fractional components.

A **floating-point number** (also known as a *real number*) consists of two parts plus a sign. The **mantissa** is the part of a floating-point number that represents the magnitude of the number and is between 0 and 1. The **exponent** is the part of a floating-point number that represents the number of places that the decimal point (or binary point) is to be moved.


A decimal example will be helpful in understanding the basic concept of floating-point numbers. Let's consider a decimal number which, in integer form, is 241,506,800. The mantissa is .2415068 and the exponent is 9. When the integer is expressed as a floating-point number, it is normalized by moving the decimal point to the left of all the digits so that the mantissa is a fractional number and the exponent is the power of ten. The floating-point number is written as

$$0.2415068 \times 10^9$$

For binary floating-point numbers, the format is defined by ANSI/IEEE Standard 754-1985 in three forms: *single-precision*, *double-precision*, and *extended-precision*. These all have the same basic formats except for the number of bits. Single-precision floating-point numbers have 32 bits, double-precision numbers have 64 bits, and extended-precision numbers have 80 bits. We will restrict our discussion to the single-precision floating-point format.

### Single-Precision Floating-Point Binary Numbers

In the standard format for a single-precision binary number, the sign bit (S) is the left-most bit, the exponent (E) includes the next eight bits, and the mantissa or fractional part (F) includes the remaining 23 bits, as shown next.



In the mantissa or fractional part, the binary point is understood to be to the left of the 23 bits. Effectively, there are 24 bits in the mantissa because in any binary number the left-most (most significant) bit is always a 1. Therefore, this 1 is understood to be there although it does not occupy an actual bit position.

The eight bits in the exponent represent a *biased exponent*, which is obtained by adding 127 to the actual exponent. The purpose of the bias is to allow very large or very small numbers without requiring a separate sign bit for the exponents. The biased exponent allows a range of actual exponent values from –126 to +128.

To illustrate how a binary number is expressed in floating-point format, let's use 1011010010001 as an example. First, it can be expressed as 1 plus a fractional binary number by moving the binary point 12 places to the left and then multiplying by the appropriate power of two.

$$1011010010001 = 1.011010010001 \times 2^{12}$$

Assuming that this is a positive number, the sign bit (S) is 0. The exponent, 12, is expressed as a biased exponent by adding it to 127 ( $12 + 127 = 139$ ). The biased exponent (E) is expressed as the binary number 10001011. The mantissa is the fractional part (F) of the binary number, .011010010001. Because there is always a 1 to the left of the binary point

### InfoNote

In addition to the CPU (central processing unit), computers use *coprocessors* to perform complicated mathematical calculations using floating-point numbers. The purpose is to increase performance by freeing up the CPU for other tasks. The mathematical coprocessor is also known as the floating-point unit (FPU).

in the power-of-two expression, it is not included in the mantissa. The complete floating-point number is

| S | E        | F                            |
|---|----------|------------------------------|
| 0 | 10001011 | 0110100100010000000000000000 |

Next, let's see how to evaluate a binary number that is already in floating-point format. The general approach to determining the value of a floating-point number is expressed by the following formula:

$$\text{Number} = (-1)^S(1 + F)(2^{E-127})$$

To illustrate, let's consider the following floating-point binary number:

| S | E        | F                            |
|---|----------|------------------------------|
| 1 | 10010001 | 1000111000100000000000000000 |

The sign bit is 1. The biased exponent is  $10010001 = 145$ . Applying the formula, we get

$$\begin{aligned}\text{Number} &= (-1)^1 (1.10001110001)(2^{145-127}) \\ &= (-1)(1.10001110001)(2^{18}) = -110001110001000000\end{aligned}$$

This floating-point binary number is equivalent to  $-407,688$  in decimal. Since the exponent can be any number between  $-126$  and  $+128$ , extremely large and small numbers can be expressed. A 32-bit floating-point number can replace a binary integer number having 129 bits. Because the exponent determines the position of the binary point, numbers containing both integer and fractional parts can be represented.

There are two exceptions to the format for floating-point numbers: The number 0.0 is represented by all 0s, and infinity is represented by all 1s in the exponent and all 0s in the mantissa.

### EXAMPLE 2-18

Convert the decimal number  $3.248 \times 10^4$  to a single-precision floating-point binary number.

#### Solution

Convert the decimal number to binary.

$$3.248 \times 10^4 = 32480 = 11111011100000_2 = 1.1111011100000 \times 2^{14}$$

The MSB will not occupy a bit position because it is always a 1. Therefore, the mantissa is the fractional 23-bit binary number  $1111101110000000000000000$  and the biased exponent is

$$14 + 127 = 141 = 10001101_2$$

The complete floating-point number is

|   |          |                           |
|---|----------|---------------------------|
| 0 | 10001101 | 1111101110000000000000000 |
|---|----------|---------------------------|

#### Related Problem

Determine the binary value of the following floating-point binary number:

$$0\ 10011000\ 10000100010100110000000$$

### SECTION 2-6 CHECKUP

- Express the decimal number  $+9$  as an 8-bit binary number in the sign-magnitude system.
- Express the decimal number  $-33$  as an 8-bit binary number in the 1's complement system.
- Express the decimal number  $-46$  as an 8-bit binary number in the 2's complement system.
- List the three parts of a signed, floating-point number.

## 2-7 Arithmetic Operations with Signed Numbers

In the last section, you learned how signed numbers are represented in three different forms. In this section, you will learn how signed numbers are added, subtracted, multiplied, and divided. Because the 2's complement form for representing signed numbers is the most widely used in computers and microprocessor-based systems, the coverage in this section is limited to 2's complement arithmetic. The processes covered can be extended to the other forms if necessary.

After completing this section, you should be able to

- ◆ Add signed binary numbers
- ◆ Define *overflow*
- ◆ Explain how computers add strings of numbers
- ◆ Subtract signed binary numbers
- ◆ Multiply signed binary numbers using the direct addition method
- ◆ Multiply signed binary numbers using the partial products method
- ◆ Divide signed binary numbers

### Addition

The two numbers in an addition are the **addend** and the **augend**. The result is the **sum**. There are four cases that can occur when two signed binary numbers are added.

1. Both numbers positive
2. Positive number with magnitude larger than negative number
3. Negative number with magnitude larger than positive number
4. Both numbers negative

Let's take one case at a time using 8-bit signed numbers as examples. The equivalent decimal numbers are shown for reference.

**Both numbers positive:**

$$\begin{array}{r} 00000111 \\ + 00000100 \\ \hline 00001011 \end{array} \quad \begin{array}{r} 7 \\ + 4 \\ \hline 11 \end{array}$$

Addition of two positive numbers yields a positive number.

The sum is positive and is therefore in true (uncomplemented) binary.

**Positive number with magnitude larger than negative number:**

$$\begin{array}{r} 00001111 \\ + 11111010 \\ \hline \text{Discard carry } \longrightarrow 1 \quad 00001001 \end{array} \quad \begin{array}{r} 15 \\ + -6 \\ \hline 9 \end{array}$$

Addition of a positive number and a smaller negative number yields a positive number.

The final carry bit is discarded. The sum is positive and therefore in true (uncomplemented) binary.

**Negative number with magnitude larger than positive number:**

$$\begin{array}{r} 00010000 \\ + 11101000 \\ \hline 11111000 \end{array} \quad \begin{array}{r} 16 \\ + -24 \\ \hline -8 \end{array}$$

Addition of a positive number and a larger negative number or two negative numbers yields a negative number in 2's complement.

The sum is negative and therefore in 2's complement form.

**Both numbers negative:**

$$\begin{array}{r} 11111011 \\ + 11110111 \\ \hline \text{Discard carry } \longrightarrow 1 \quad 11110010 \end{array} \quad \begin{array}{r} -5 \\ + -9 \\ \hline -14 \end{array}$$

The final carry bit is discarded. The sum is negative and therefore in 2's complement form.

In a computer, the negative numbers are stored in 2's complement form so, as you can see, the addition process is very simple: *Add the two numbers and discard any final carry bit.*

### Overflow Condition

When two numbers are added and the number of bits required to represent the sum exceeds the number of bits in the two numbers, an **overflow** results as indicated by an incorrect sign bit. An overflow can occur only when both numbers are positive or both numbers are negative. If the sign bit of the result is different than the sign bit of the numbers that are added, overflow is indicated. The following 8-bit example will illustrate this condition.

$$\begin{array}{r}
 01111101 & 125 \\
 + 00111010 & + 58 \\
 \hline
 10110111 & 183
 \end{array}$$

Sign incorrect \_\_\_\_\_  
 Magnitude incorrect \_\_\_\_\_

In this example the sum of 183 requires eight magnitude bits. Since there are seven magnitude bits in the numbers (one bit is the sign), there is a carry into the sign bit which produces the overflow indication.

### Numbers Added Two at a Time

Now let's look at the addition of a string of numbers, added two at a time. This can be accomplished by adding the first two numbers, then adding the third number to the sum of the first two, then adding the fourth number to this result, and so on. This is how computers add strings of numbers. The addition of numbers taken two at a time is illustrated in Example 2–19.

#### EXAMPLE 2–19

Add the signed numbers: 01000100, 00011011, 00001110, and 00010010.

#### Solution

The equivalent decimal additions are given for reference.

$$\begin{array}{r}
 68 & 01000100 \\
 + 27 & + 00011011 & \text{Add 1st two numbers} \\
 \hline
 95 & 01011111 & \text{1st sum} \\
 + 14 & + 00001110 & \text{Add 3rd number} \\
 \hline
 109 & 01101101 & \text{2nd sum} \\
 + 18 & + 00010010 & \text{Add 4th number} \\
 \hline
 127 & 01111111 & \text{Final sum}
 \end{array}$$

#### Related Problem

Add 00110011, 10111111, and 01100011. These are signed numbers.

### Subtraction

Subtraction is a special case of addition. For example, subtracting +6 (the **subtrahend**) from +9 (the **minuend**) is equivalent to adding -6 to +9. Basically, *the subtraction operation changes the sign of the subtrahend and adds it to the minuend.* The result of a subtraction is called the **difference**.

The sign of a positive or negative binary number is changed by taking its 2's complement.

**Subtraction Is addition with the sign of the subtrahend changed.**

For example, when you take the 2's complement of the positive number 00000100 (+4), you get 11111100, which is -4 as the following sum-of-weights evaluation shows:

$$-128 + 64 + 32 + 16 + 8 + 4 = -4$$

As another example, when you take the 2's complement of the negative number 11101101 (-19), you get 00010011, which is +19 as the following sum-of-weights evaluation shows:

$$16 + 2 + 1 = 19$$

Since subtraction is simply an addition with the sign of the subtrahend changed, the process is stated as follows:

To subtract two signed numbers, take the 2's complement of the subtrahend and add. Discard any final carry bit.

Example 2–20 illustrates the subtraction process.

**When you subtract two binary numbers with the 2's complement method, it is important that both numbers have the same number of bits.**

#### EXAMPLE 2-20

Perform each of the following subtractions of the signed numbers:

- |                         |                         |
|-------------------------|-------------------------|
| (a) 00001000 – 00000011 | (b) 00001100 – 11110111 |
| (c) 11100111 – 00010011 | (d) 10001000 – 11100010 |

#### Solution

Like in other examples, the equivalent decimal subtractions are given for reference.

- (a) In this case,  $8 - 3 = 8 + (-3) = 5$ .

$$\begin{array}{r} 00001000 & \text{Minuend (+8)} \\ + 11111101 & \text{2's complement of subtrahend (-3)} \\ \hline \text{Discard carry} \longrightarrow 1 & \text{00000101 Difference (+5)} \end{array}$$

- (b) In this case,  $12 - (-9) = 12 + 9 = 21$ .

$$\begin{array}{r} 00001100 & \text{Minuend (+12)} \\ + 00001001 & \text{2's complement of subtrahend (+9)} \\ \hline 00010101 & \text{Difference (+21)} \end{array}$$

- (c) In this case,  $-25 - (+19) = -25 + (-19) = -44$ .

$$\begin{array}{r} 11100111 & \text{Minuend (-25)} \\ + 11101101 & \text{2's complement of subtrahend (-19)} \\ \hline \text{Discard carry} & 1 \ 11010100 \text{ Difference (-44)} \end{array}$$

- (d) In this case,  $-120 - (-30) = -120 + 30 = -90$ .

$$\begin{array}{r} 10001000 & \text{Minuend (-120)} \\ + 00011110 & \text{2's complement of subtrahend (+30)} \\ \hline 10100110 & \text{Difference (-90)} \end{array}$$

#### Related Problem

Subtract 01000111 from 01011000.

## Multiplication

The numbers in a multiplication are the **multiplicand**, the **multiplier**, and the **product**. These are illustrated in the following decimal multiplication:

$$\begin{array}{r} 8 & \text{Multiplicand} \\ \times 3 & \text{Multiplier} \\ \hline 24 & \text{Product} \end{array}$$

**Multiplication is equivalent to adding a number to itself a number of times equal to the multiplier.**

The multiplication operation in most computers is accomplished using addition. As you have already seen, subtraction is done with an adder; now let's see how multiplication is done.

*Direct addition* and *partial products* are two basic methods for performing multiplication using addition. In the direct addition method, you add the multiplicand a number of times equal to the multiplier. In the previous decimal example ( $8 \times 3$ ), three multiplicands are added:  $8 + 8 + 8 = 24$ . The disadvantage of this approach is that it becomes very lengthy if the multiplier is a large number. For example, to multiply  $350 \times 75$ , you must add 350 to itself 75 times. Incidentally, this is why the term *times* is used to mean multiply.

When two binary numbers are multiplied, both numbers must be in true (uncomplemented) form. The direct addition method is illustrated in Example 2-21 adding two binary numbers at a time.

### EXAMPLE 2-21

Multiply the signed binary numbers: 01001101 (multiplicand) and 00000100 (multiplier) using the direct addition method.

#### Solution

Since both numbers are positive, they are in true form, and the product will be positive. The decimal value of the multiplier is 4, so the multiplicand is added to itself four times as follows:

$$\begin{array}{rl} 01001101 & 1\text{st time} \\ + 01001101 & 2\text{nd time} \\ \hline 10011010 & \text{Partial sum} \\ + 01001101 & 3\text{rd time} \\ \hline 11100111 & \text{Partial sum} \\ + 01001101 & 4\text{th time} \\ \hline 100110100 & \text{Product} \end{array}$$

Since the sign bit of the multiplicand is 0, it has no effect on the outcome. All of the bits in the product are magnitude bits.

#### Related Problem

Multiply 01100001 by 00000110 using the direct addition method.

The partial products method is perhaps the more common one because it reflects the way you multiply longhand. The multiplicand is multiplied by each multiplier digit beginning with the least significant digit. The result of the multiplication of the multiplicand by a multiplier digit is called a *partial product*. Each successive partial product is moved (shifted) one place to the left and when all the partial products have been produced, they are added to get the final product. Here is a decimal example.

$$\begin{array}{r} 239 & \text{Multiplicand} \\ \times 123 & \text{Multiplier} \\ \hline 717 & 1\text{st partial product } (3 \times 239) \\ 478 & 2\text{nd partial product } (2 \times 239) \\ + 239 & 3\text{rd partial product } (1 \times 239) \\ \hline 29,397 & \text{Final product} \end{array}$$

The sign of the product of a multiplication depends on the signs of the multiplicand and the multiplier according to the following two rules:

- If the signs are the same, the product is positive.
- If the signs are different, the product is negative.

The basic steps in the partial products method of binary multiplication are as follows:

- Step 1:** Determine if the signs of the multiplicand and multiplier are the same or different. This determines what the sign of the product will be.
- Step 2:** Change any negative number to true (uncomplemented) form. Because most computers store negative numbers in 2's complement, a 2's complement operation is required to get the negative number into true form.
- Step 3:** Starting with the least significant multiplier bit, generate the partial products. When the multiplier bit is 1, the partial product is the same as the multiplicand. When the multiplier bit is 0, the partial product is zero. Shift each successive partial product one bit to the left.
- Step 4:** Add each successive partial product to the sum of the previous partial products to get the final product.
- Step 5:** If the sign bit that was determined in step 1 is negative, take the 2's complement of the product. If positive, leave the product in true form. Attach the sign bit to the product.

#### EXAMPLE 2-22

Multiply the signed binary numbers: 01010011 (multiplicand) and 11000101 (multiplier).

#### Solution

**Step 1:** The sign bit of the multiplicand is 0 and the sign bit of the multiplier is 1. The sign bit of the product will be 1 (negative).

**Step 2:** Take the 2's complement of the multiplier to put it in true form.

$$11000101 \longrightarrow 00111011$$

**Step 3 and 4:** The multiplication proceeds as follows. Notice that only the magnitude bits are used in these steps.

|                  |                     |
|------------------|---------------------|
| 1010011          | Multiplicand        |
| $\times 0111011$ | Multiplier          |
| 1010011          | 1st partial product |
| +                | 1010011             |
| 11111001         | Sum of 1st and 2nd  |
| +                | 0000000             |
| 011111001        | 3rd partial product |
| Sum              |                     |
| +                | 1010011             |
| 1110010001       | 4th partial product |
| Sum              |                     |
| +                | 1010011             |
| 100011000001     | 5th partial product |
| Sum              |                     |
| +                | 1010011             |
| 1001100100001    | 6th partial product |
| Sum              |                     |
| +                | 0000000             |
| 1001100100001    | 7th partial product |
|                  | Final product       |

**Step 5:** Since the sign of the product is a 1 as determined in step 1, take the 2's complement of the product.

$$\begin{array}{r} 1001100100001 \longrightarrow 0110011011111 \\ \text{Attach the sign bit} \quad \downarrow \\ 1 \ 0110011011111 \end{array}$$

### Related Problem

Verify the multiplication is correct by converting to decimal numbers and performing the multiplication.

## Division

The numbers in a division are the **dividend**, the divisor, and the **quotient**. These are illustrated in the following standard division format.

$$\frac{\text{dividend}}{\text{divisor}} = \text{quotient}$$

The division operation in computers is accomplished using subtraction. Since subtraction is done with an adder, division can also be accomplished with an adder.

The result of a division is called the *quotient*; the quotient is the number of times that the divisor will go into the dividend. This means that the divisor can be subtracted from the dividend a number of times equal to the quotient, as illustrated by dividing 21 by 7.

|   |   |
|---|---|
| $\begin{array}{r} 21 \\ - 7 \\ \hline 14 \end{array}$ | Dividend<br>1st subtraction of divisor<br>1st partial remainder |
| $\begin{array}{r} 14 \\ - 7 \\ \hline 7 \end{array}$  | 2nd subtraction of divisor<br>2nd partial remainder             |
| $\begin{array}{r} 7 \\ - 7 \\ \hline 0 \end{array}$   | 3rd subtraction of divisor<br>Zero remainder                    |

In this simple example, the divisor was subtracted from the dividend three times before a remainder of zero was obtained. Therefore, the quotient is 3.

The sign of the quotient depends on the signs of the dividend and the divisor according to the following two rules:

- If the signs are the same, the quotient is positive.
- If the signs are different, the quotient is negative.

When two binary numbers are divided, both numbers must be in true (uncomplemented) form. The basic steps in a division process are as follows:

**Step 1:** Determine if the signs of the dividend and divisor are the same or different. This determines what the sign of the quotient will be. Initialize the quotient to zero.

**Step 2:** Subtract the divisor from the dividend using 2's complement addition to get the first partial remainder and add 1 to the quotient. If this partial remainder is positive, go to step 3. If the partial remainder is zero or negative, the division is complete.

**Step 3:** Subtract the divisor from the partial remainder and add 1 to the quotient. If the result is positive, repeat for the next partial remainder. If the result is zero or negative, the division is complete.

Continue to subtract the divisor from the dividend and the partial remainders until there is a zero or a negative result. Count the number of times that the divisor is subtracted and you have the quotient. Example 2–23 illustrates these steps using 8-bit signed binary numbers.

**EXAMPLE 2-23**

Divide 01100100 by 00011001.

**Solution**

- Step 1:** The signs of both numbers are positive, so the quotient will be positive. The quotient is initially zero: 00000000.
- Step 2:** Subtract the divisor from the dividend using 2's complement addition (remember that final carries are discarded).

$$\begin{array}{r} 01100100 & \text{Dividend} \\ + 11100111 & 2\text{'s complement of divisor} \\ \hline 01001011 & \text{Positive 1st partial remainder} \end{array}$$

Add 1 to quotient: 00000000 + 00000001 = 00000001.

- Step 3:** Subtract the divisor from the 1st partial remainder using 2's complement addition.

$$\begin{array}{r} 01001011 & \text{1st partial remainder} \\ + 11100111 & 2\text{'s complement of divisor} \\ \hline 00110010 & \text{Positive 2nd partial remainder} \end{array}$$

Add 1 to quotient: 00000001 + 00000001 = 00000010.

- Step 4:** Subtract the divisor from the 2nd partial remainder using 2's complement addition.

$$\begin{array}{r} 00110010 & \text{2nd partial remainder} \\ + 11100111 & 2\text{'s complement of divisor} \\ \hline 00011001 & \text{Positive 3rd partial remainder} \end{array}$$

Add 1 to quotient: 00000010 + 00000001 = 00000011.

- Step 5:** Subtract the divisor from the 3rd partial remainder using 2's complement addition.

$$\begin{array}{r} 00011001 & \text{3rd partial remainder} \\ + 11100111 & 2\text{'s complement of divisor} \\ \hline 00000000 & \text{Zero remainder} \end{array}$$

Add 1 to quotient: 00000011 + 00000001 = 00000100 (final quotient). The process is complete.

**Related Problem**

Verify that the process is correct by converting to decimal numbers and performing the division.

**SECTION 2-7 CHECKUP**

- List the four cases when numbers are added.
- Add the signed numbers 00100001 and 10111100.
- Subtract the signed numbers 00110010 from 01110111.
- What is the sign of the product when two negative numbers are multiplied?
- Multiply 01111111 by 00000101.
- What is the sign of the quotient when a positive number is divided by a negative number?
- Divide 00110000 by 00001100.

## 2-10 Binary Coded Decimal (BCD)

Binary coded decimal (BCD) is a way to express each of the decimal digits with a binary code. There are only ten code groups in the BCD system, so it is very easy to convert between decimal and BCD. Because we like to read and write in decimal, the BCD code provides an excellent interface to binary systems. Examples of such interfaces are keypad inputs and digital readouts.

After completing this section, you should be able to

- ◆ Convert each decimal digit to BCD
- ◆ Express decimal numbers in BCD
- ◆ Convert from BCD to decimal
- ◆ Add BCD numbers

### The 8421 BCD Code

In BCD, 4 bits represent each decimal digit.

The 8421 code is a type of **BCD** (binary coded decimal) code. Binary coded decimal means that each decimal digit, 0 through 9, is represented by a binary code of four bits. The designation 8421 indicates the binary weights of the four bits ( $2^3, 2^2, 2^1, 2^0$ ). The ease of conversion between 8421 code numbers and the familiar decimal numbers is the main advantage

of this code. All you have to remember are the ten binary combinations that represent the ten decimal digits as shown in Table 2–5. The 8421 code is the predominant BCD code, and when we refer to BCD, we always mean the 8421 code unless otherwise stated.

**TABLE 2–5**

Decimal/BCD conversion.

| Decimal Digit | 0    | 1    | 2    | 3    | 4    | 5    | 6    | 7    | 8    | 9    |
|---------------|------|------|------|------|------|------|------|------|------|------|
| BCD           | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 |

### Invalid Codes

You should realize that, with four bits, sixteen numbers (0000 through 1111) can be represented but that, in the 8421 code, only ten of these are used. The six code combinations that are not used—1010, 1011, 1100, 1101, 1110, and 1111—are invalid in the 8421 BCD code.


To express any decimal number in BCD, simply replace each decimal digit with the appropriate 4-bit code, as shown by Example 2–33.


**EXAMPLE 2–33**


Convert each of the following decimal numbers to BCD:


- (a) 35    (b) 98    (c) 170    (d) 2469

#### Solution

(a)   
00110101

(b)   
10011000

(c)   
000101110000

(d)   
0010010001101001

#### Related Problem

Convert the decimal number 9673 to BCD.


It is equally easy to determine a decimal number from a BCD number. Start at the right-most bit and break the code into groups of four bits. Then write the decimal digit represented by each 4-bit group.


**EXAMPLE 2–34**


Convert each of the following BCD codes to decimal:

- (a) 10000110    (b) 001101010001    (c) 1001010001110000

#### Solution

(a)   
8 6

(b)   
3 5 1

(c)   
9 4 7 0

#### Related Problem

Convert the BCD code 10000010001001110110 to decimal.

**InfoNote**

BCD is sometimes used for arithmetic operations in processors. To represent BCD numbers in a processor, they usually are "packed," so that eight bits have two BCD digits. Normally, a processor will add numbers as if they were straight binary. Special instructions are available for computer programmers to correct the results when BCD numbers are added or subtracted. For example, in Assembly Language, the programmer will include a DAA (Decimal Adjust for Addition) instruction to automatically correct the answer to BCD following an addition.

**Applications**

Digital clocks, digital thermometers, digital meters, and other devices with seven-segment displays typically use BCD code to simplify the displaying of decimal numbers. BCD is not as efficient as straight binary for calculations, but it is particularly useful if only limited processing is required, such as in a digital thermometer.

**BCD Addition**

BCD is a numerical code and can be used in arithmetic operations. Addition is the most important operation because the other three operations (subtraction, multiplication, and division) can be accomplished by the use of addition. Here is how to add two BCD numbers:

- Step 1: Add the two BCD numbers, using the rules for binary addition in Section 2–4.
- Step 2: If a 4-bit sum is equal to or less than 9, it is a valid BCD number.
- Step 3: If a 4-bit sum is greater than 9, or if a carry out of the 4-bit group is generated, it is an invalid result. Add 6 (0110) to the 4-bit sum in order to skip the six invalid states and return the code to 8421. If a carry results when 6 is added, simply add the carry to the next 4-bit group.

Example 2–35 illustrates BCD additions in which the sum in each 4-bit column is equal to or less than 9, and the 4-bit sums are therefore valid BCD numbers. Example 2–36 illustrates the procedure in the case of invalid sums (greater than 9 or a carry).

An alternative method to add BCD numbers is to convert them to decimal, perform the addition, and then convert the answer back to BCD.

**EXAMPLE 2–35**

Add the following BCD numbers:

- |                         |                                 |
|-------------------------|---------------------------------|
| (a) 0011 + 0100         | (b) 00100011 + 00010101         |
| (c) 10000110 + 00010011 | (d) 010001010000 + 010000010111 |

**Solution**

The decimal number additions are shown for comparison.

|   |  |
|---|--|
| (a)    0011              3<br>+ 0100              + 4<br>0111              7    | (b)    0010    0011      23<br>+ 0001    0101      + 15<br>0011    1000      38                            |
| (c)    1000    0110      86<br>+ 0001    0011      + 13<br>1001    1001      99 | (d)    0100    0101    0000      450<br>+ 0100    0001    0111      + 417<br>1000    0110    0111      867 |

Note that in each case the sum in any 4-bit column does not exceed 9, and the results are valid BCD numbers.

**Related Problem**

Add the BCD numbers: 10010000100011 + 0000100100100101.

**EXAMPLE 2–36**

Add the following BCD numbers:

- |                         |                         |
|-------------------------|-------------------------|
| (a) 1001 + 0100         | (b) 1001 + 1001         |
| (c) 00010110 + 00010101 | (d) 01100111 + 01010011 |

**Solution**

The decimal number additions are shown for comparison.

(a) 
$$\begin{array}{r} 1001 \\ + 0100 \\ \hline 1101 \\ + 0110 \\ \hline 0001 \quad 0011 \\ \downarrow \quad \downarrow \\ 1 \quad 3 \end{array}$$
 Invalid BCD number ( $>9$ )      
$$\begin{array}{r} 9 \\ + 4 \\ \hline 13 \end{array}$$

Add 6  
Valid BCD number

(b) 
$$\begin{array}{r} 1001 \\ + 1001 \\ \hline 1 \quad 0010 \\ + 0110 \\ \hline 0001 \quad 1000 \\ \downarrow \quad \downarrow \\ 1 \quad 8 \end{array}$$
 Invalid because of carry      
$$\begin{array}{r} 9 \\ \pm 9 \\ \hline 18 \end{array}$$

Add 6  
Valid BCD number

(c) 
$$\begin{array}{rr} 0001 & 0110 \\ + 0001 & \hline 0101 & 16 \\ 0010 & 1011 \\ + 0110 & \hline 0011 & + 15 \\ & \quad \quad \quad \text{Right group is invalid ( $>9$ ),} \\ & \quad \quad \quad \text{left group is valid.} \\ & \quad \quad \quad \text{Add 6 to invalid code. Add} \\ & \quad \quad \quad \text{carry, 0001, to next group.} \\ & \quad \quad \quad \text{Valid BCD number} \\ \downarrow & \downarrow \\ 3 & 1 \end{array}$$

(d) 
$$\begin{array}{rrr} 0110 & 0111 & 67 \\ + 0101 & \hline 0011 & + 53 \\ 1011 & 1010 & \hline 120 \\ + 0110 & + 0110 & \hline 0001 \quad 0010 \quad 0000 \\ \downarrow & \downarrow & \downarrow \\ 1 \quad 2 \quad 0 & & \end{array}$$
 Both groups are invalid ( $>9$ )  
Add 6 to both groups  
Valid BCD number

**Related Problem**

Add the BCD numbers: 01001000 + 00110100.

**SECTION 2-10 CHECKUP**

- What is the binary weight of each 1 in the following BCD numbers?
  - 0010
  - 1000
  - 0001
  - 0100
- Convert the following decimal numbers to BCD:
  - 6
  - 15
  - 273
  - 849
- What decimal numbers are represented by each BCD code?
  - 10001001
  - 001001111000
  - 000101010111
- In BCD addition, when is a 4-bit sum invalid?

## 2-11 Digital Codes

Many specialized codes are used in digital systems. You have just learned about the BCD code; now let's look at a few others. Some codes are strictly numeric, like BCD, and others are alphanumeric; that is, they are used to represent numbers, letters, symbols, and instructions. The codes introduced in this section are the Gray code, the ASCII code, and the Unicode.

After completing this section, you should be able to

- ◆ Explain the advantage of the Gray code
- ◆ Convert between Gray code and binary
- ◆ Use the ASCII code
- ◆ Discuss the Unicode

### The Gray Code

**The single bit change characteristic of the Gray code minimizes the chance for error.**

The **Gray code** is unweighted and is not an arithmetic code; that is, there are no specific weights assigned to the bit positions. The important feature of the Gray code is that *it exhibits only a single bit change from one code word to the next in sequence*. This property is important in many applications, such as shaft position encoders, where error susceptibility increases with the number of bit changes between adjacent numbers in a sequence.

Table 2-6 is a listing of the 4-bit Gray code for decimal numbers 0 through 15. Binary numbers are shown in the table for reference. Like binary numbers, *the Gray code can have any number of bits*. Notice the single-bit change between successive Gray code words. For instance, in going from decimal 3 to decimal 4, the Gray code changes from 0010 to 0110, while the binary code changes from 0011 to 0100, a change of three bits. The only bit change in the Gray code is in the third bit from the right: the other bits remain the same.

**TABLE 2-6**

Four-bit Gray code.


| Decimal | Binary | Gray Code | Decimal | Binary | Gray Code |
|---------|--------|-----------|---------|--------|-----------|
| 0       | 0000   | 0000      | 8       | 1000   | 1100      |
| 1       | 0001   | 0001      | 9       | 1001   | 1101      |
| 2       | 0010   | 0011      | 10      | 1010   | 1111      |
| 3       | 0011   | 0010      | 11      | 1011   | 1110      |
| 4       | 0100   | 0110      | 12      | 1100   | 1010      |
| 5       | 0101   | 0111      | 13      | 1101   | 1011      |
| 6       | 0110   | 0101      | 14      | 1110   | 1001      |
| 7       | 0111   | 0100      | 15      | 1111   | 1000      |

### Binary-to-Gray Code Conversion

Conversion between binary code and Gray code is sometimes useful. The following rules explain how to convert from a binary number to a Gray code word:

1. The most significant bit (left-most) in the Gray code is the same as the corresponding MSB in the binary number.
2. Going from left to right, add each adjacent pair of binary code bits to get the next Gray code bit. Discard carries.

For example, the conversion of the binary number 10110 to Gray code is as follows:




The Gray code is 11101.

### Gray-to-Binary Code Conversion

To convert from Gray code to binary, use a similar method; however, there are some differences. The following rules apply:

1. The most significant bit (left-most) in the binary code is the same as the corresponding bit in the Gray code.
2. Add each binary code bit generated to the Gray code bit in the next adjacent position. Discard carries.

For example, the conversion of the Gray code word 11011 to binary is as follows:



The binary number is 10010.

#### EXAMPLE 2-37


- (a) Convert the binary number 11000110 to Gray code.
- (b) Convert the Gray code 10101111 to binary.

#### Solution

- (a) Binary to Gray code:



- (b) Gray code to binary:



#### Related Problem

- (a) Convert binary 101101 to Gray code.
- (b) Convert Gray code 100111 to binary.

### An Application

The concept of a 3-bit shaft position encoder is shown in Figure 2–7. Basically, there are three concentric rings that are segmented into eight sectors. The more sectors there are, the more accurately the position can be represented, but we are using only eight to illustrate. Each sector of each ring is either reflective or nonreflective. As the rings rotate with the shaft, they come under an IR emitter that produces three separate IR beams. A 1 is indicated where there is a reflected beam, and a 0 is indicated where there is no reflected beam. The IR detector senses the presence or absence of reflected

## Parity Method for Error Detection

A parity bit tells if the number of 1s is odd or even.

Many systems use a parity bit as a means for bit error detection. Any group of bits contain either an even or an odd number of 1s. A parity bit is attached to a group of bits to make the total number of 1s in a group always even or always odd. An even parity bit makes the total number of 1s even, and an odd parity bit makes the total odd.

A given system operates with even or odd parity, but not both. For instance, if a system operates with even parity, a check is made on each group of bits received to make sure the total number of 1s in that group is even. If there is an odd number of 1s, an error has occurred.

As an illustration of how parity bits are attached to a code, Table 2–8 lists the parity bits for each BCD number for both even and odd parity. The parity bit for each BCD number is in the *P* column.

**TABLE 2–8**


The BCD code with parity bits.

| Even Parity |      | Odd Parity |      |
|-------------|------|------------|------|
| <i>P</i>    | BCD  | <i>P</i>   | BCD  |
| 0           | 0000 | 1          | 0000 |
| 1           | 0001 | 0          | 0001 |
| 1           | 0010 | 0          | 0010 |
| 0           | 0011 | 1          | 0011 |
| 1           | 0100 | 0          | 0100 |
| 0           | 0101 | 1          | 0101 |
| 0           | 0110 | 1          | 0110 |
| 1           | 0111 | 0          | 0111 |
| 1           | 1000 | 0          | 1000 |
| 0           | 1001 | 1          | 1001 |


The parity bit can be attached to the code at either the beginning or the end, depending on system design. Notice that the total number of 1s, including the parity bit, is always even for even parity and always odd for odd parity.

### Detecting an Error

A parity bit provides for the detection of a single bit error (or any odd number of errors, which is very unlikely) but cannot check for two errors in one group. For instance, let's assume that we wish to transmit the BCD code 0101. (Parity can be used with any number of bits; we are using four for illustration.) The total code transmitted, including the even parity bit, is



Now let's assume that an error occurs in the third bit from the left (the 1 becomes a 0).



When this code is received, the parity check circuitry determines that there is only a single 1 (odd number), when there should be an even number of 1s. Because an even number of 1s does not appear in the code when it is received, an error is indicated.

An odd parity bit also provides in a similar manner for the detection of a single error in a given group of bits.

**EXAMPLE 2-39**

Assign the proper even parity bit to the following code groups:

- (a) 1010                    (b) 111000                    (c) 101101  
(d) 1000111001001        (e) 101101011111

**Solution**

Make the parity bit either 1 or 0 as necessary to make the total number of 1s even. The parity bit will be the left-most bit (color).

- (a) **0**1010                    (b) **1**111000                    (c) **0**101101  
(d) **0**100011100101        (e) **1**01101011111

**Related Problem**

Add an even parity bit to the 7-bit ASCII code for the letter K.

**EXAMPLE 2-40**

An odd parity system receives the following code groups: 10110, 11010, 110011, 110101110100, and 1100010101010. Determine which groups, if any, are in error.

**Solution**

Since odd parity is required, any group with an even number of 1s is incorrect. The following groups are in error: **110011** and **1100010101010**.

**Related Problem**

The following ASCII character is received by an odd parity system: 00110111. Is it correct?

## 3-4 The NAND Gate


The NAND gate is a popular logic element because it can be used as a universal gate; that is, NAND gates can be used in combination to perform the AND, OR, and inverter operations. The universal property of the NAND gate will be examined thoroughly in Chapter 5.

After completing this section, you should be able to

- Identify a NAND gate by its distinctive shape symbol or by its rectangular outline symbol
- Describe the operation of a NAND gate
- Develop the truth table for a NAND gate with any number of inputs
- Produce a timing diagram for a NAND gate with any specified input waveforms
- Write the logic expression for a NAND gate with any number of inputs
- Describe NAND gate operation in terms of its negative-OR equivalent
- Discuss examples of NAND gate applications

The NAND gate is the same as the AND gate except the output is inverted.

The term *NAND* is a contraction of NOT-AND and implies an AND function with a complemented (inverted) output. The standard logic symbol for a 2-input NAND gate and its equivalency to an AND gate followed by an inverter are shown in Figure 3–26(a), where the symbol  $\equiv$  means equivalent to. A rectangular outline symbol is shown in part (b).



(a) Distinctive shape, 2-input NAND gate and its NOT/AND equivalent

(b) Rectangular outline, 2-input NAND gate with polarity indicator





**FIGURE 3-26** Standard NAND gate logic symbols (ANSI/IEEE Std. 91-1984/Std. 91a-1991).

## Operation of a NAND Gate

A **NAND gate** produces a LOW output only when all the inputs are HIGH. When any of the inputs is LOW, the output will be HIGH. For the specific case of a 2-input NAND gate, as shown in Figure 3–26 with the inputs labeled  $A$  and  $B$  and the output labeled  $X$ , the operation can be stated as follows:

**For a 2-input NAND gate, output  $X$  is LOW only when inputs  $A$  and  $B$  are HIGH;  $X$  is HIGH when either  $A$  or  $B$  is LOW, or when both  $A$  and  $B$  are LOW.**

This operation is opposite that of the AND in terms of the output level. In a NAND gate, the LOW level (0) is the active or asserted output level, as indicated by the bubble on the output. Figure 3–27 illustrates the operation of a 2-input NAND gate for all four input combinations, and Table 3–7 is the truth table summarizing the logical operation of the 2-input NAND gate.



**FIGURE 3–27** Operation of a 2-input NAND gate. Open file F03-27 to verify NAND gate operation.

**TABLE 3–7**

Truth table for a 2-input NAND gate.

| Inputs |     | Output |
|--------|-----|--------|
| $A$    | $B$ | $X$    |
| 0      | 0   | 1      |
| 0      | 1   | 1      |
| 1      | 0   | 1      |
| 1      | 1   | 0      |

1 = HIGH, 0 = LOW.


Multisim

## NAND Gate Operation with Waveform Inputs

Now let's look at the pulse waveform operation of a NAND gate. Remember from the truth table that the only time a LOW output occurs is when all of the inputs are HIGH.

### EXAMPLE 3–10

If the two waveforms  $A$  and  $B$  shown in Figure 3–28 are applied to the NAND gate inputs, determine the resulting output waveform.



**FIGURE 3–28**

### Solution


Output waveform  $X$  is LOW only during the four time intervals when both input waveforms  $A$  and  $B$  are HIGH as shown in the timing diagram.

### Related Problem

Determine the output waveform and show the timing diagram if input waveform  $B$  is inverted.

**EXAMPLE 3-11**

Show the output waveform for the 3-input NAND gate in Figure 3–29 with its proper time relationship to the inputs.

**FIGURE 3-29****Solution**

The output waveform  $X$  is LOW only when all three input waveforms are HIGH as shown in the timing diagram.

**Related Problem**


Determine the output waveform and show the timing diagram if input waveform  $A$  is inverted.

**Negative-OR Equivalent Operation of a NAND Gate**

Inherent in a NAND gate's operation is the fact that one or more LOW inputs produce a HIGH output. Table 3–7 shows that output  $X$  is HIGH (1) when any of the inputs,  $A$  and  $B$ , is LOW (0). From this viewpoint, a NAND gate can be used for an OR operation that requires one or more LOW inputs to produce a HIGH output. This aspect of NAND operation is referred to as **negative-OR**. The term *negative* in this context means that the inputs are defined to be in the active or asserted state when LOW.

**For a 2-input NAND gate performing a negative-OR operation, output  $X$  is HIGH when either input  $A$  or input  $B$  is LOW, or when both  $A$  and  $B$  are LOW.**

When a NAND gate is used to detect one or more LOWs on its inputs rather than all HIGHs, it is performing the negative-OR operation and is represented by the standard logic symbol shown in Figure 3–30. Although the two symbols in Figure 3–30 represent the same physical gate, they serve to define its role or mode of operation in a particular application, as illustrated by Examples 3–12 and 3–13.



**FIGURE 3-30** ANSI/IEEE standard symbols representing the two equivalent operations of a NAND gate.

**EXAMPLE 3-12**

Two tanks store certain liquid chemicals that are required in a manufacturing process. Each tank has a sensor that detects when the chemical level drops to 25% of full. The sensors produce a HIGH level of 5 V when the tanks are more than one-quarter full. When the volume of chemical in a tank drops to one-quarter full, the sensor puts out a LOW level of 0 V.

It is required that a single green light-emitting diode (LED) on an indicator panel show when both tanks are more than one-quarter full. Show how a NAND gate can be used to implement this function.

**Solution**

Figure 3–31 shows a NAND gate with its two inputs connected to the tank level sensors and its output connected to the indicator panel. The operation can be stated as follows: If tank  $A$  and tank  $B$  are above one-quarter full, the LED is on.

## 3-5 The NOR Gate

The NOR gate, like the NAND gate, is a useful logic element because it can also be used as a universal gate; that is, NOR gates can be used in combination to perform the AND, OR, and inverter operations. The universal property of the NOR gate will be examined thoroughly in Chapter 5.

After completing this section, you should be able to

- ◆ Identify a NOR gate by its distinctive shape symbol or by its rectangular outline symbol
- ◆ Describe the operation of a NOR gate
- ◆ Develop the truth table for a NOR gate with any number of inputs
- ◆ Produce a timing diagram for a NOR gate with any specified input waveforms
- ◆ Write the logic expression for a NOR gate with any number of inputs
- ◆ Describe NOR gate operation in terms of its negative-AND equivalent
- ◆ Discuss examples of NOR gate applications

The term *NOR* is a contraction of NOT-OR and implies an OR function with an inverted (complemented) output. The standard logic symbol for a 2-input NOR gate and its equivalent OR gate followed by an inverter are shown in Figure 3-34(a). A rectangular outline symbol is shown in part (b).

The NOR is the same as the OR except the output is inverted.





FIGURE 3-34 Standard NOR gate logic symbols (ANSI/IEEE Std. 91-1984/Std. 91a-1991).

### Operation of a NOR Gate

A **NOR gate** produces a LOW output when *any* of its inputs is HIGH. Only when all of its inputs are LOW is the output HIGH. For the specific case of a 2-input NOR gate, as shown in Figure 3-34 with the inputs labeled *A* and *B* and the output labeled *X*, the operation can be stated as follows:

For a 2-input NOR gate, output *X* is LOW when either input *A* or input *B* is HIGH, or when both *A* and *B* are HIGH; *X* is HIGH only when both *A* and *B* are LOW.



**FIGURE 3-35** Operation of a 2-input NOR gate. Open file F03-35 to verify NOR gate operation.

**TABLE 3-9**

Truth table for a 2-input NOR gate.

| Inputs |   | Output |
|--------|---|--------|
| A      | B | X      |
| 0      | 0 | 1      |
| 0      | 1 | 0      |
| 1      | 0 | 0      |
| 1      | 1 | 0      |

1 = HIGH, 0 = LOW.


This operation results in an output level opposite that of the OR gate. In a NOR gate, the LOW output is the active or asserted output level as indicated by the bubble on the output. Figure 3-35 illustrates the operation of a 2-input NOR gate for all four possible input combinations, and Table 3-9 is the truth table for a 2-input NOR gate.

### NOR Gate Operation with Waveform Inputs

The next two examples illustrate the operation of a NOR gate with pulse waveform inputs. Again, as with the other types of gates, we will simply follow the truth table operation to determine the output waveforms in the proper time relationship to the inputs.

#### EXAMPLE 3-15

If the two waveforms shown in Figure 3-36 are applied to a NOR gate, what is the resulting output waveform?



**FIGURE 3-36**

#### Solution


Whenever any input of the NOR gate is HIGH, the output is LOW as shown by the output waveform X in the timing diagram.

#### Related Problem

Invert input B and determine the output waveform in relation to the inputs.

#### EXAMPLE 3-16

Show the output waveform for the 3-input NOR gate in Figure 3-37 with the proper time relation to the inputs.



**FIGURE 3-37**

**Solution**

The output  $X$  is LOW when any input is HIGH as shown by the output waveform  $X$  in the timing diagram.

**Related Problem**


With the  $B$  and  $C$  inputs inverted, determine the output and show the timing diagram.

**Negative-AND Equivalent Operation of the NOR Gate**

A NOR gate, like the NAND, has another aspect of its operation that is inherent in the way it logically functions. Table 3–9 shows that a HIGH is produced on the gate output only when all of the inputs are LOW. From this viewpoint, a NOR gate can be used for an AND operation that requires all LOW inputs to produce a HIGH output. This aspect of NOR operation is called negative-AND. The term *negative* in this context means that the inputs are defined to be in the active or asserted state when LOW.

**For a 2-input NOR gate performing a negative-AND operation, output  $X$  is HIGH only when both inputs  $A$  and  $B$  are LOW.**

When a NOR gate is used to detect all LOWs on its inputs rather than one or more HIGHs, it is performing the negative-AND operation and is represented by the standard symbol in Figure 3–38. Remember that the two symbols in Figure 3–38 represent the same physical gate and serve only to distinguish between the two modes of its operation. The following three examples illustrate this.




**FIGURE 3-38** Standard symbols representing the two equivalent operations of a NOR gate.

**EXAMPLE 3-17**

A device is needed to indicate when two LOW levels occur simultaneously on its inputs and to produce a HIGH output as an indication. Specify the device.

**Solution**

A 2-input NOR gate operating as a negative-AND gate is required to produce a HIGH output when both inputs are LOW, as shown in Figure 3–39.



**FIGURE 3-39**

**Related Problem**

A device is needed to indicate when one or two HIGH levels occur on its inputs and to produce a LOW output as an indication. Specify the device.


**EXAMPLE 3-18**

As part of an aircraft's functional monitoring system, a circuit is required to indicate the status of the landing gears prior to landing. A green LED display turns on if all three gears are properly extended when the "gear down" switch has been activated in preparation for landing. A red LED display turns on if any of the gears fail to extend properly prior to landing. When a landing gear is extended, its sensor produces a LOW voltage. When a landing gear is retracted, its sensor produces a HIGH voltage. Implement a circuit to meet this requirement.

**Solution**

Power is applied to the circuit only when the "gear down" switch is activated. Use a NOR gate for each of the two requirements as shown in Figure 3–40. One NOR gate operates as a negative-AND to detect a LOW from each of the three landing gear sensors. When all three of the gate inputs are LOW, the three landing gears are properly extended and the

For an exclusive-OR gate, opposite inputs make the output HIGH.



**FIGURE 3-42** Standard logic symbols for the exclusive-OR gate.

**TABLE 3-11**


Truth table for an exclusive-OR gate.

| Inputs |   | Output |
|--------|---|--------|
| A      | B | X      |
| 0      | 0 | 0      |
| 0      | 1 | 1      |
| 1      | 0 | 1      |
| 1      | 1 | 0      |

inputs are at opposite logic levels. This operation can be stated as follows with reference to inputs  $A$  and  $B$  and output  $X$ :

For an exclusive-OR gate, output  $X$  is HIGH when input  $A$  is LOW and input  $B$  is HIGH, or when input  $A$  is HIGH and input  $B$  is LOW;  $X$  is LOW when  $A$  and  $B$  are both HIGH or both LOW.

The four possible input combinations and the resulting outputs for an XOR gate are illustrated in Figure 3-43. The HIGH level is the active or asserted output level and occurs only when the inputs are at opposite levels. The operation of an XOR gate is summarized in the truth table shown in Table 3-11.




**FIGURE 3-43** All possible logic levels for an exclusive-OR gate. Open file F03-43 to verify XOR gate operation.

### EXAMPLE 3-20

A certain system contains two identical circuits operating in parallel. As long as both are operating properly, the outputs of both circuits are always the same. If one of the circuits fails, the outputs will be at opposite levels at some time. Devise a way to monitor and detect that a failure has occurred in one of the circuits.

#### Solution

The outputs of the circuits are connected to the inputs of an XOR gate as shown in Figure 3-44. A failure in either one of the circuits produces differing outputs, which cause the XOR inputs to be at opposite levels. This condition produces a HIGH on the output of the XOR gate, indicating a failure in one of the circuits.



**FIGURE 3-44**


#### Related Problem

Will the exclusive-OR gate always detect simultaneous failures in both circuits of Figure 3-44? If not, under what condition?

## The Exclusive-NOR Gate


Standard symbols for an **exclusive-NOR (XNOR) gate** are shown in Figure 3–45. Like the XOR gate, an XNOR has only two inputs. The bubble on the output of the XNOR symbol indicates that its output is opposite that of the XOR gate. When the two input logic levels are opposite, the output of the exclusive-NOR gate is LOW. The operation can be stated as follows ( $A$  and  $B$  are inputs,  $X$  is the output):

For an exclusive-NOR gate, output  $X$  is LOW when input  $A$  is LOW and input  $B$  is HIGH, or when  $A$  is HIGH and  $B$  is LOW;  $X$  is HIGH when  $A$  and  $B$  are both HIGH or both LOW.



**FIGURE 3-45** Standard logic symbols for the exclusive-NOR gate.

The four possible input combinations and the resulting outputs for an XNOR gate are shown in Figure 3–46. The operation of an XNOR gate is summarized in Table 3–12. Notice that the output is HIGH when the same level is on both inputs.



**FIGURE 3-46** All possible logic levels for an exclusive-NOR gate. Open file F03-46 to verify XNOR gate operation.

**TABLE 3-12**


Truth table for an exclusive-NOR gate.

| Inputs   |          | Output   |
|----------|----------|----------|
| <b>A</b> | <b>B</b> | <b>X</b> |
| 0        | 0        | 1        |
| 0        | 1        | 0        |
| 1        | 0        | 0        |
| 1        | 1        | 1        |

**MultiSim**

## Operation with Waveform Inputs


As we have done with the other gates, let's examine the operation of XOR and XNOR gates with pulse waveform inputs. As before, we apply the truth table operation during each distinct time interval of the pulse waveform inputs, as illustrated in Figure 3–47 for an XOR gate. You can see that the input waveforms  $A$  and  $B$  are at opposite levels during time intervals  $t_2$  and  $t_4$ . Therefore, the output  $X$  is HIGH during these two times. Since both inputs are at the same level, either both HIGH or both LOW, during time intervals  $t_1$  and  $t_3$ , the output is LOW during those times as shown in the timing diagram.



**FIGURE 3-47** Example of exclusive-OR gate operation with pulse waveform inputs.

**EXAMPLE 3-21**

Determine the output waveforms for the XOR gate and for the XNOR gate, given the input waveforms,  $A$  and  $B$ , in Figure 3-48.

**FIGURE 3-48****Solution**

The output waveforms are shown in Figure 3-48. Notice that the XOR output is HIGH only when both inputs are at opposite levels. Notice that the XNOR output is HIGH only when both inputs are the same.

**Related Problem**

Determine the output waveforms if the two input waveforms,  $A$  and  $B$ , are inverted.

## An Application

An exclusive-OR gate can be used as a two-bit modulo-2 adder. Recall from Chapter 2 that the basic rules for binary addition are as follows:  $0 + 0 = 0$ ,  $0 + 1 = 1$ ,  $1 + 0 = 1$ , and  $1 + 1 = 10$ . An examination of the truth table for an XOR gate shows that its output is the binary sum of the two input bits. In the case where the inputs are both 1s, the output is the sum 0, but you lose the carry of 1. In Chapter 6 you will see how XOR gates are combined to make complete adding circuits. Table 3-13 illustrates an XOR gate used as a modulo-2 adder. It is used in CRC systems to implement the division process that was described in Chapter 2.

**TABLE 3-13**

An XOR gate used to add two bits.

| Input Bits |     | Output (Sum)                   |
|------------|-----|--------------------------------|
| $A$        | $B$ | $\Sigma$                       |
| 0          | 0   | 0                              |
| 0          | 1   | 1                              |
| 1          | 0   | 1                              |
| 1          | 1   | 0 (without<br>the 1 carry bit) |

## 4-1 Boolean Operations and Expressions

Boolean algebra is the mathematics of digital logic. A basic knowledge of Boolean algebra is indispensable to the study and analysis of logic circuits. In the last chapter, Boolean operations and expressions in terms of their relationship to NOT, AND, OR, NAND, and NOR gates were introduced.

After completing this section, you should be able to

- ◆ Define *variable*
- ◆ Define *literal*
- ◆ Identify a sum term
- ◆ Evaluate a sum term
- ◆ Identify a product term
- ◆ Evaluate a product term
- ◆ Explain Boolean addition
- ◆ Explain Boolean multiplication

### InfoNote

In a microprocessor, the arithmetic logic unit (ALU) performs arithmetic and Boolean logic operations on digital data as directed by program instructions. Logical operations are equivalent to the basic gate operations that you are familiar with but deal with a minimum of 8 bits at a time. Examples of Boolean logic instructions are AND, OR, NOT, and XOR, which are called *mnemonics*. An assembly language program uses the mnemonics to specify an operation. Another program called an *assembler* translates the mnemonics into a binary code that can be understood by the microprocessor.

*Variable*, *complement*, and *literal* are terms used in Boolean algebra. A **variable** is a symbol (usually an italic uppercase letter or word) used to represent an action, a condition, or data. Any single variable can have only a 1 or a 0 value. The **complement** is the inverse of a variable and is indicated by a bar over the variable (overbar). For example, the complement of the variable  $A$  is  $\bar{A}$ . If  $A = 1$ , then  $\bar{A} = 0$ . If  $A = 0$ , then  $\bar{A} = 1$ . The complement of the variable  $A$  is read as “not  $A$ ” or “ $A$  bar.” Sometimes a prime symbol rather than an overbar is used to denote the complement of a variable; for example,  $B'$  indicates the complement of  $B$ . In this book, only the overbar is used. A **literal** is a variable or the complement of a variable.

### Boolean Addition

Recall from Chapter 3 that Boolean addition is equivalent to the OR operation. The basic rules are illustrated with their relation to the OR gate in Figure 4-1.




FIGURE 4-1

In Boolean algebra, a **sum term** is a sum of literals. In logic circuits, a sum term is produced by an OR operation with no AND operations involved. Some examples of sum terms are  $A + B$ ,  $A + \bar{B}$ ,  $A + B + \bar{C}$ , and  $\bar{A} + B + C + \bar{D}$ .

A sum term is equal to 1 when one or more of the literals in the term are 1. A sum term is equal to 0 only if each of the literals is 0.

### EXAMPLE 4-1

Determine the values of  $A$ ,  $B$ ,  $C$ , and  $D$  that make the sum term  $A + \bar{B} + C + \bar{D}$  equal to 0.

#### Solution

For the sum term to be 0, each of the literals in the term must be 0. Therefore,  $A = 0$ ,  $B = 1$  so that  $\bar{B} = 0$ ,  $C = 0$ , and  $D = 1$  so that  $\bar{D} = 0$ .

$$A + \bar{B} + C + \bar{D} = 0 + \bar{1} + 0 + \bar{1} = 0 + 0 + 0 + 0 = 0$$

**Related Problem\***


Determine the values of  $A$  and  $B$  that make the sum term  $\bar{A} + B$  equal to 0.

\*Answers are at the end of the chapter.

**Boolean Multiplication**

Also recall from Chapter 3 that Boolean multiplication is equivalent to the AND operation. The basic rules are illustrated with their relation to the AND gate in Figure 4–2.

The AND operation is the Boolean equivalent of multiplication.



**FIGURE 4–2**

In Boolean algebra, a **product term** is the product of literals. In logic circuits, a product term is produced by an AND operation with no OR operations involved. Some examples of product terms are  $AB$ ,  $\bar{A}\bar{B}$ ,  $ABC$ , and  $\bar{A}\bar{B}\bar{C}\bar{D}$ .

A product term is equal to 1 only if each of the literals in the term is 1. A product term is equal to 0 when one or more of the literals are 0.

**EXAMPLE 4-2**

Determine the values of  $A$ ,  $B$ ,  $C$ , and  $D$  that make the product term  $\bar{A}\bar{B}\bar{C}\bar{D}$  equal to 1.

**Solution**

For the product term to be 1, each of the literals in the term must be 1. Therefore,  $A = 1$ ,  $B = 0$  so that  $\bar{B} = 1$ ,  $C = 1$ , and  $D = 0$  so that  $\bar{D} = 1$ .

$$\bar{A}\bar{B}\bar{C}\bar{D} = 1 \cdot 0 \cdot 1 \cdot 0 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

**Related Problem**

Determine the values of  $A$  and  $B$  that make the product term  $\bar{A}\bar{B}$  equal to 1.

**SECTION 4-1 CHECKUP**

Answers are at the end of the chapter.

1. If  $A = 0$ , what does  $\bar{A}$  equal?
2. Determine the values of  $A$ ,  $B$ , and  $C$  that make the sum term  $\bar{A} + \bar{B} + C$  equal to 0.
3. Determine the values of  $A$ ,  $B$ , and  $C$  that make the product term  $\bar{A}\bar{B}C$  equal to 1.

## 4-2 Laws and Rules of Boolean Algebra

As in other areas of mathematics, there are certain well-developed rules and laws that must be followed in order to properly apply Boolean algebra. The most important of these are presented in this section.

After completing this section, you should be able to

- ◆ Apply the commutative laws of addition and multiplication
- ◆ Apply the associative laws of addition and multiplication
- ◆ Apply the distributive law
- ◆ Apply twelve basic rules of Boolean algebra

## Laws of Boolean Algebra


The basic laws of Boolean algebra—the commutative laws for addition and multiplication, the associative laws for addition and multiplication, and the distributive law—are the same as in ordinary algebra. Each of the laws is illustrated with two or three variables, but the number of variables is not limited to this.

### Commutative Laws

The *commutative law of addition* for two variables is written as

$$A + B = B + A \quad \text{Equation 4-1}$$

This law states that the order in which the variables are ORed makes no difference. Remember, in Boolean algebra as applied to logic circuits, addition and the OR operation are the same. Figure 4-3 illustrates the commutative law as applied to the OR gate and shows that it doesn't matter to which input each variable is applied. (The symbol  $\equiv$  means "equivalent to.")



**FIGURE 4-3** Application of commutative law of addition.

The *commutative law of multiplication* for two variables is

$$AB = BA \quad \text{Equation 4-2}$$

This law states that the order in which the variables are ANDed makes no difference. Figure 4-4 illustrates this law as applied to the AND gate. Remember, in Boolean algebra as applied to logic circuits, multiplication and the AND function are the same.




**FIGURE 4-4** Application of commutative law of multiplication.

### Associative Laws

The *associative law of addition* is written as follows for three variables:

$$A + (B + C) = (A + B) + C \quad \text{Equation 4-3}$$

This law states that when ORing more than two variables, the result is the same regardless of the grouping of the variables. Figure 4-5 illustrates this law as applied to 2-input OR gates.




**FIGURE 4-5** Application of associative law of addition. Open file F04-05 to verify. A Multisim tutorial is available on the website.

The *associative law of multiplication* is written as follows for three variables:

$$A(BC) = (AB)C \quad \text{Equation 4-4}$$

This law states that it makes no difference in what order the variables are grouped when ANDing more than two variables. Figure 4-6 illustrates this law as applied to 2-input AND gates.


**FIGURE 4-6** Application of associative law of multiplication. Open file F04-06 to verify.

### Distributive Law

The distributive law is written for three variables as follows:

$$A(B + C) = AB + AC \quad \text{Equation 4-5}$$

This law states that ORing two or more variables and then ANDing the result with a single variable is equivalent to ANDing the single variable with each of the two or more variables and then ORing the products. The distributive law also expresses the process of *factoring* in which the common variable  $A$  is factored out of the product terms, for example,  $AB + AC = A(B + C)$ . Figure 4-7 illustrates the distributive law in terms of gate implementation.

**FIGURE 4-7** Application of distributive law. Open file F04-07 to verify.

### Rules of Boolean Algebra

Table 4-1 lists 12 basic rules that are useful in manipulating and simplifying Boolean expressions. Rules 1 through 9 will be viewed in terms of their application to logic gates. Rules 10 through 12 will be derived in terms of the simpler rules and the laws previously discussed.


**TABLE 4-1**

Basic rules of Boolean algebra.

- |                      |                               |
|----------------------|-------------------------------|
| 1. $A + 0 = A$       | 7. $A \cdot A = A$            |
| 2. $A + 1 = 1$       | 8. $A \cdot \bar{A} = 0$      |
| 3. $A \cdot 0 = 0$   | 9. $\bar{\bar{A}} = A$        |
| 4. $A \cdot 1 = A$   | 10. $A + AB = A$              |
| 5. $A + A = A$       | 11. $A + \bar{A}B = A + B$    |
| 6. $A + \bar{A} = 1$ | 12. $(A + B)(A + C) = A + BC$ |

$A$ ,  $B$ , or  $C$  can represent a single variable or a combination of variables.


**Rule 1:  $A + 0 = A$**  A variable ORed with 0 is always equal to the variable. If the input variable  $A$  is 1, the output variable  $X$  is 1, which is equal to  $A$ . If  $A$  is 0, the output is 0, which is also equal to  $A$ . This rule is illustrated in Figure 4-8, where the lower input is fixed at 0.




$$X = A + 0 = A$$

**FIGURE 4-8**


**Rule 2:  $A + 1 = 1$**  A variable ORed with 1 is always equal to 1. A 1 on an input to an OR gate produces a 1 on the output, regardless of the value of the variable on the other input. This rule is illustrated in Figure 4–9, where the lower input is fixed at 1.

**FIGURE 4-9**


**Rule 3:  $A \cdot 0 = 0$**  A variable ANDed with 0 is always equal to 0. Any time one input to an AND gate is 0, the output is 0, regardless of the value of the variable on the other input. This rule is illustrated in Figure 4–10, where the lower input is fixed at 0.

**FIGURE 4-10**


**Rule 4:  $A \cdot 1 = A$**  A variable ANDed with 1 is always equal to the variable. If A is 0, the output of the AND gate is 0. If A is 1, the output of the AND gate is 1 because both inputs are now 1s. This rule is shown in Figure 4–11, where the lower input is fixed at 1.

**FIGURE 4-11**


**Rule 5:  $A + A = A$**  A variable ORed with itself is always equal to the variable. If A is 0, then  $0 + 0 = 0$ ; and if A is 1, then  $1 + 1 = 1$ . This is shown in Figure 4–12, where both inputs are the same variable.

**FIGURE 4-12**

**Rule 6:  $A + \bar{A} = 1$**  A variable ORed with its complement is always equal to 1. If A is 0, then  $0 + \bar{0} = 0 + 1 = 1$ . If A is 1, then  $1 + \bar{1} = 1 + 0 = 1$ . See Figure 4–13, where one input is the complement of the other.


**FIGURE 4-13**

**Rule 7:  $A \cdot A = A$**  A variable ANDed with itself is always equal to the variable. If  $A = 0$ , then  $0 \cdot 0 = 0$ ; and if  $A = 1$ , then  $1 \cdot 1 = 1$ . Figure 4-14 illustrates this rule.




**FIGURE 4-14**

**Rule 8:  $A \cdot \bar{A} = 0$**  A variable ANDed with its complement is always equal to 0. Either  $A$  or  $\bar{A}$  will always be 0; and when a 0 is applied to the input of an AND gate, the output will be 0 also. Figure 4-15 illustrates this rule.



**FIGURE 4-15**

**Rule 9:  $\bar{\bar{A}} = A$**  The double complement of a variable is always equal to the variable. If you start with the variable  $A$  and complement (invert) it once, you get  $\bar{A}$ . If you then take  $\bar{A}$  and complement (invert) it, you get  $A$ , which is the original variable. This rule is shown in Figure 4-16 using inverters.



**FIGURE 4-16**

**Rule 10:  $\mathbf{A} + \mathbf{AB} = \mathbf{A}$**  This rule can be proved by applying the distributive law, rule 2, and rule 4 as follows:

$$\begin{aligned}
 A + AB &= A \cdot 1 + AB = A(1 + B) && \text{Factoring (distributive law)} \\
 &= A \cdot 1 && \text{Rule 2: } (1 + B) = 1 \\
 &= A && \text{Rule 4: } A \cdot 1 = A
 \end{aligned}$$

The proof is shown in Table 4–2, which shows the truth table and the resulting logic circuit simplification.

**TABLE 4-2**

Rule 10:  $A + AB = A$ . Open file T04-02 to verify.



| $A$ | $B$ | $AB$ | $A + AB$ |
|-----|-----|------|----------|
| 0   | 0   | 0    | 0        |
| 0   | 1   | 0    | 0        |
| 1   | 0   | 0    | 1        |
| 1   | 1   | 1    | 1        |

↑    ↑

equal

$A$  straight connection

**Rule 11:  $A + \bar{A}B = A + B$**  This rule can be proved as follows:

$$\begin{aligned}
 A + \bar{A}B &= (A + AB) + \bar{A}B && \text{Rule 10: } A = A + AB \\
 &= (AA + AB) + \bar{A}B && \text{Rule 7: } AA = A \\
 &= AA + AB + A\bar{A} + \bar{A}B && \text{Rule 8: adding } A\bar{A} = 0 \\
 &= (A + \bar{A})(A + B) && \text{Factoring} \\
 &= 1 \cdot (A + B) && \text{Rule 6: } A + \bar{A} = 1 \\
 &= A + B && \text{Rule 4: drop the 1}
 \end{aligned}$$

The proof is shown in Table 4–3, which shows the truth table and the resulting logic circuit simplification.

**TABLE 4–3**

Rule 11:  $A + \bar{A}B = A + B$ . Open file T04-03 to verify.

| A | B | $\bar{A}B$ | $A + \bar{A}B$ | $A + B$ |  |
|---|---|------------|----------------|---------|--|
| 0 | 0 | 0          | 0              | 0       |  |
| 0 | 1 | 1          | 1              | 1       |  |
| 1 | 0 | 0          | 1              | 1       |  |
| 1 | 1 | 0          | 1              | 1       |  |

↑ equal ↑

**Rule 12:  $(A + B)(A + C) = A + BC$**  This rule can be proved as follows:

$$\begin{aligned}
 (A + B)(A + C) &= AA + AC + AB + BC && \text{Distributive law} \\
 &= A + AC + AB + BC && \text{Rule 7: } AA = A \\
 &= A(1 + C) + AB + BC && \text{Factoring (distributive law)} \\
 &= A \cdot 1 + AB + BC && \text{Rule 2: } 1 + C = 1 \\
 &= A(1 + B) + BC && \text{Factoring (distributive law)} \\
 &= A \cdot 1 + BC && \text{Rule 2: } 1 + B = 1 \\
 &= A + BC && \text{Rule 4: } A \cdot 1 = A
 \end{aligned}$$

The proof is shown in Table 4–4, which shows the truth table and the resulting logic circuit simplification.

**TABLE 4–4**

Rule 12:  $(A + B)(A + C) = A + BC$ . Open file T04-04 to verify.

| A | B | C | $A + B$ | $A + C$ | $(A + B)(A + C)$ | $BC$ | $A + BC$ |  |
|---|---|---|---------|---------|------------------|------|----------|--|
| 0 | 0 | 0 | 0       | 0       | 0                | 0    | 0        |  |
| 0 | 0 | 1 | 0       | 1       | 0                | 0    | 0        |  |
| 0 | 1 | 0 | 1       | 0       | 0                | 0    | 0        |  |
| 0 | 1 | 1 | 1       | 1       | 1                | 1    | 1        |  |
| 1 | 0 | 0 | 1       | 1       | 1                | 0    | 1        |  |
| 1 | 0 | 1 | 1       | 1       | 1                | 0    | 1        |  |
| 1 | 1 | 0 | 1       | 1       | 1                | 0    | 1        |  |
| 1 | 1 | 1 | 1       | 1       | 1                | 1    | 1        |  |

↑ equal ↑

**SECTION 4-2 CHECKUP**

1. Apply the associative law of addition to the expression  $A + (B + C + D)$ .
2. Apply the distributive law to the expression  $A(B + C + D)$ .

**4-3 DeMorgan's Theorems**

DeMorgan, a mathematician who knew Boole, proposed two theorems that are an important part of Boolean algebra. In practical terms, DeMorgan's theorems provide mathematical verification of the equivalency of the NAND and negative-OR gates and the equivalency of the NOR and negative-AND gates, which were discussed in Chapter 3.

After completing this section, you should be able to

- State DeMorgan's theorems
- Relate DeMorgan's theorems to the equivalency of the NAND and negative-OR gates and to the equivalency of the NOR and negative-AND gates
- Apply DeMorgan's theorems to the simplification of Boolean expressions

DeMorgan's first theorem is stated as follows:

**The complement of a product of variables is equal to the sum of the complements of the variables.**

To apply DeMorgan's theorem, break the bar over the product of variables and change the sign from AND to OR.

Stated another way,

**The complement of two or more ANDed variables is equivalent to the OR of the complements of the individual variables.**

The formula for expressing this theorem for two variables is

$$\overline{XY} = \overline{X} + \overline{Y} \quad \text{Equation 4-6}$$

DeMorgan's second theorem is stated as follows:

**The complement of a sum of variables is equal to the product of the complements of the variables.**

Stated another way,

**The complement of two or more ORed variables is equivalent to the AND of the complements of the individual variables.**

The formula for expressing this theorem for two variables is

$$\overline{X + Y} = \overline{XY} \quad \text{Equation 4-7}$$

Figure 4-17 shows the gate equivalencies and truth tables for Equations 4-6 and 4-7.

As stated, DeMorgan's theorems also apply to expressions in which there are more than two variables. The following examples illustrate the application of DeMorgan's theorems to 3-variable and 4-variable expressions.

|  |             | Inputs | Output     |                     |
|--|-------------|--------|------------|---------------------|
|  |             | X Y    | $\bar{XY}$ | $\bar{X} + \bar{Y}$ |
|  | NAND        | 0 0    | 1          | 1                   |
|  | Negative-OR | 0 1    | 1          | 1                   |
|  |             | 1 0    | 1          | 1                   |
|  |             | 1 1    | 0          | 0                   |

|  |              | Inputs | Output              |            |
|--|--------------|--------|---------------------|------------|
|  |              | X Y    | $\bar{X} + \bar{Y}$ | $\bar{XY}$ |
|  | NOR          | 0 0    | 1                   | 1          |
|  | Negative-AND | 0 1    | 0                   | 0          |
|  |              | 1 0    | 0                   | 0          |
|  |              | 1 1    | 0                   | 0          |

**FIGURE 4-17** Gate equivalencies and the corresponding truth tables that illustrate DeMorgan's theorems. Notice the equality of the two output columns in each table. This shows that the equivalent gates perform the same logic function.

### EXAMPLE 4-3

Apply DeMorgan's theorems to the expressions  $\overline{XYZ}$  and  $\overline{X + Y + Z}$ .

#### Solution

$$\begin{aligned}\overline{XYZ} &= \overline{X} + \overline{Y} + \overline{Z} \\ \overline{X + Y + Z} &= \overline{XYZ}\end{aligned}$$

#### Related Problem

Apply DeMorgan's theorem to the expression  $\overline{\overline{X} + \overline{Y} + \overline{Z}}$ .

### EXAMPLE 4-4

Apply DeMorgan's theorems to the expressions  $\overline{WXYZ}$  and  $\overline{W + X + Y + Z}$ .

#### Solution

$$\begin{aligned}\overline{WXYZ} &= \overline{W} + \overline{X} + \overline{Y} + \overline{Z} \\ \overline{W + X + Y + Z} &= \overline{WXYZ}\end{aligned}$$

#### Related Problem

Apply DeMorgan's theorem to the expression  $\overline{\overline{WXY}Z}$ .

Each variable in DeMorgan's theorems as stated in Equations 4-6 and 4-7 can also represent a combination of other variables. For example,  $X$  can be equal to the term  $AB + C$ , and  $Y$  can be equal to the term  $A + BC$ . So if you can apply DeMorgan's theorem for two variables as stated by  $\overline{XY} = \overline{X} + \overline{Y}$  to the expression  $\overline{(AB + C)(A + BC)}$ , you get the following result:

$$\overline{(AB + C)(A + BC)} = \overline{(AB + C)} + \overline{(A + BC)}$$

Notice that in the preceding result you have two terms,  $\overline{AB + C}$  and  $\overline{A + BC}$ , to each of which you can again apply DeMorgan's theorem  $\overline{X + Y} = \overline{XY}$  individually, as follows:

$$\overline{(AB + C)} + \overline{(A + BC)} = \overline{(AB)}\overline{C} + \overline{A}\overline{(BC)}$$

Notice that you still have two terms in the expression to which DeMorgan's theorem can again be applied. These terms are  $\overline{AB}$  and  $\overline{BC}$ . A final application of DeMorgan's theorem gives the following result:

$$(\overline{AB})\overline{C} + \overline{A}(\overline{B}\overline{C}) = (\overline{A} + \overline{B})\overline{C} + \overline{A}(\overline{B} + \overline{C})$$

Although this result can be simplified further by the use of Boolean rules and laws, DeMorgan's theorems cannot be used any more.

## Applying DeMorgan's Theorems

The following procedure illustrates the application of DeMorgan's theorems and Boolean algebra to the specific expression

$$\overline{A + B\overline{C} + D(E + \overline{F})}$$

**Step 1:** Identify the terms to which you can apply DeMorgan's theorems, and think of each term as a single variable. Let  $A + B\overline{C} = X$  and  $D(E + \overline{F}) = Y$ .

**Step 2:** Since  $\overline{X + Y} = \overline{X}\overline{Y}$ ,

$$\overline{(A + B\overline{C}) + (D(E + \overline{F}))} = \overline{(A + B\overline{C})}\overline{(D(E + \overline{F}))}$$

**Step 3:** Use rule 9 ( $\overline{\overline{A}} = A$ ) to cancel the double bars over the left term (this is not part of DeMorgan's theorem).

$$\overline{(A + B\overline{C})(D(E + \overline{F}))} = (A + B\overline{C})\overline{(D(E + \overline{F}))}$$

**Step 4:** Apply DeMorgan's theorem to the second term.

$$(A + B\overline{C})\overline{(D(E + \overline{F}))} = (A + B\overline{C})(\overline{D} + \overline{(E + \overline{F})})$$

**Step 5:** Use rule 9 ( $\overline{\overline{A}} = A$ ) to cancel the double bars over the  $E + \overline{F}$  part of the term.

$$(A + B\overline{C})(\overline{D} + \overline{E + \overline{F}}) = (A + B\overline{C})(\overline{D} + E + \overline{F})$$

The following three examples will further illustrate how to use DeMorgan's theorems.

### EXAMPLE 4-5

Apply DeMorgan's theorems to each of the following expressions:

- (a)  $\overline{(A + B + C)D}$
- (b)  $\overline{ABC + DEF}$
- (c)  $\overline{AB} + \overline{CD} + EF$

#### Solution

- (a) Let  $A + B + C = X$  and  $D = Y$ . The expression  $\overline{(A + B + C)D}$  is of the form  $\overline{XY} = \overline{X} + \overline{Y}$  and can be rewritten as

$$\overline{(A + B + C)D} = \overline{A + B + C} + \overline{D}$$

Next, apply DeMorgan's theorem to the term  $\overline{A + B + C}$ .

$$\overline{A + B + C} + \overline{D} = \overline{ABC} + \overline{D}$$

- (b) Let  $ABC = X$  and  $DEF = Y$ . The expression  $\overline{ABC + DEF}$  is of the form  $\overline{X + Y} = \overline{XY}$  and can be rewritten as

$$\overline{ABC + DEF} = (\overline{ABC})(\overline{DEF})$$

Next, apply DeMorgan's theorem to each of the terms  $\overline{ABC}$  and  $\overline{DEF}$ .

$$(\overline{ABC})(\overline{DEF}) = (\overline{A} + \overline{B} + \overline{C})(\overline{D} + \overline{E} + \overline{F})$$

- (c) Let  $A\bar{B} = X$ ,  $\bar{C}D = Y$ , and  $EF = Z$ . The expression  $\overline{A\bar{B}} + \overline{\bar{C}D} + EF$  is of the form  $\overline{X + Y + Z} = \overline{XYZ}$  and can be rewritten as

$$\overline{A\bar{B}} + \overline{\bar{C}D} + EF = (\overline{A\bar{B}})(\overline{\bar{C}D})(EF)$$

Next, apply DeMorgan's theorem to each of the terms  $\overline{A\bar{B}}$ ,  $\overline{\bar{C}D}$ , and  $\overline{EF}$ .

$$(\overline{A\bar{B}})(\overline{\bar{C}D})(\overline{EF}) = (\bar{A} + B)(C + \bar{D})(\bar{E} + \bar{F})$$

### Related Problem

Apply DeMorgan's theorems to the expression  $\overline{ABC} + D + E$ .

### EXAMPLE 4-6

Apply DeMorgan's theorems to each expression:

- $\overline{(A + B)} + \overline{C}$
- $\overline{(A + B)} + CD$
- $(A + B)\overline{CD} + E + \overline{F}$

### Solution

- $\overline{(A + B)} + \overline{C} = \overline{(A + B)}\overline{C} = (A + B)C$
- $\overline{(A + B)} + CD = \overline{(A + B)}\overline{CD} = (\bar{A}\bar{B})(\bar{C} + \bar{D}) = A\bar{B}(\bar{C} + \bar{D})$
- $(A + B)\overline{CD} + E + \overline{F} = ((A + B)\overline{CD})(E + \overline{F}) = (\overline{A}\overline{B} + C + D)\overline{EF}$

### Related Problem

Apply DeMorgan's theorems to the expression  $\overline{AB}(C + \bar{D}) + E$ .

### EXAMPLE 4-7

The Boolean expression for an exclusive-OR gate is  $A\bar{B} + \bar{A}B$ . With this as a starting point, use DeMorgan's theorems and any other rules or laws that are applicable to develop an expression for the exclusive-NOR gate.

### Solution

Start by complementing the exclusive-OR expression and then applying DeMorgan's theorems as follows:

$$\overline{A\bar{B} + \bar{A}B} = (\overline{A\bar{B}})(\overline{\bar{A}B}) = (\bar{A} + \bar{B})(\bar{A} + B) = (\bar{A} + B)(A + \bar{B})$$

Next, apply the distributive law and rule 8 ( $A \cdot \bar{A} = 0$ ).

$$(\bar{A} + B)(A + \bar{B}) = \bar{A}A + \bar{A}\bar{B} + AB + B\bar{B} = \bar{A}\bar{B} + AB$$

The final expression for the XNOR is  $\bar{A}\bar{B} + AB$ . Note that this expression equals 1 any time both variables are 0s or both variables are 1s.

### Related Problem

Starting with the expression for a 4-input NAND gate, use DeMorgan's theorems to develop an expression for a 4-input negative-OR gate.

- Convert any product-of-sums expression to a standard form
- Evaluate a standard product-of-sums expression in terms of binary values
- Convert from one standard form to the other

## The Sum-of-Products (SOP) Form

An SOP expression can be implemented with one OR gate and two or more AND gates.

A product term was defined in Section 4–1 as a term consisting of the product (Boolean multiplication) of literals (variables or their complements). When two or more product terms are summed by Boolean addition, the resulting expression is a **sum-of-products (SOP)**. Some examples are

$$\begin{aligned} & AB + ABC \\ & ABC + CDE + \overline{BC}\overline{D} \\ & \overline{AB} + \overline{ABC} + AC \end{aligned}$$


Also, an SOP expression can contain a single-variable term, as in  $A + \overline{ABC} + BCD$ . Refer to the simplification examples in the last section, and you will see that each of the final expressions was either a single product term or in SOP form. In an SOP expression, a single overbar cannot extend over more than one variable; however, more than one variable in a term can have an overbar. For example, an SOP expression can have the term  $\overline{ABC}$  but not  $\overline{ABC}$ .

## Domain of a Boolean Expression

The domain of a general Boolean expression is the set of variables contained in the expression in either complemented or uncomplemented form. For example, the domain of the expression  $\overline{AB} + ABC$  is the set of variables A, B, C and the domain of the expression  $\overline{ABC} + CDE + \overline{BC}\overline{D}$  is the set of variables A, B, C, D, E.

## AND/OR Implementation of an SOP Expression


Implementing an SOP expression simply requires ORing the outputs of two or more AND gates. A product term is produced by an AND operation, and the sum (addition) of two or more product terms is produced by an OR operation. Therefore, an SOP expression can be implemented by AND-OR logic in which the outputs of a number (equal to the number of product terms in the expression) of AND gates connect to the inputs of an OR gate, as shown in Figure 4–22 for the expression  $AB + BCD + AC$ . The output X of the OR gate equals the SOP expression.



**FIGURE 4–22** Implementation of the SOP expression  $AB + BCD + AC$ .

## NAND/NAND Implementation of an SOP Expression

NAND gates can be used to implement an SOP expression. By using only NAND gates, an AND/OR function can be accomplished, as illustrated in Figure 4–23. The first level of NAND gates feed into a NAND gate that acts as a negative-OR gate. The NAND and negative-OR inversions cancel and the result is effectively an AND/OR circuit.



**FIGURE 4-23** This NAND/NAND implementation is equivalent to the AND/OR in Figure 4-22.

### Conversion of a General Expression to SOP Form

Any logic expression can be changed into SOP form by applying Boolean algebra techniques. For example, the expression  $A(B + CD)$  can be converted to SOP form by applying the distributive law:

$$A(B + CD) = AB + ACD$$

#### EXAMPLE 4-14

Convert each of the following Boolean expressions to SOP form:

$$(a) AB + B(CD + EF) \quad (b) (A + B)(B + C + D) \quad (c) \overline{(A + B)} + \overline{C}$$

#### Solution

$$\begin{aligned} (a) AB + B(CD + EF) &= AB + BCD + BEF \\ (b) (A + B)(B + C + D) &= AB + AC + AD + BB + BC + BD \\ (c) \overline{(A + B)} + \overline{C} &= \overline{(A + B)}\overline{C} = (A + B)\overline{C} = A\overline{C} + B\overline{C} \end{aligned}$$

#### Related Problem

Convert  $\overline{ABC} + (A + \overline{B})(B + \overline{C} + A\overline{B})$  to SOP form.

### The Standard SOP Form

So far, you have seen SOP expressions in which some of the product terms do not contain all of the variables in the domain of the expression. For example, the expression  $\overline{ABC} + \overline{ABD} + \overline{ABC}\overline{D}$  has a domain made up of the variables  $A$ ,  $B$ ,  $C$ , and  $D$ . However, notice that the complete set of variables in the domain is not represented in the first two terms of the expression; that is,  $D$  or  $\overline{D}$  is missing from the first term and  $C$  or  $\overline{C}$  is missing from the second term.

A *standard SOP expression* is one in which *all* the variables in the domain appear in each product term in the expression. For example,  $\overline{ABCD} + \overline{ABC}\overline{D} + ABC\overline{D}$  is a standard SOP expression. Standard SOP expressions are important in constructing truth tables, covered in Section 4-7, and in the Karnaugh map simplification method, which is covered in Section 4-8. Any nonstandard SOP expression (referred to simply as SOP) can be converted to the standard form using Boolean algebra.

### Converting Product Terms to Standard SOP

Each product term in an SOP expression that does not contain all the variables in the domain can be expanded to standard form to include all variables in the domain and their complements. As stated in the following steps, a nonstandard SOP expression is converted into standard form using Boolean algebra rule 6 ( $A + \overline{A} = 1$ ) from Table 4-1: A variable added to its complement equals 1.

**Step 1:** Multiply each nonstandard product term by a term made up of the sum of a missing variable and its complement. This results in two product terms. As you know, you can multiply anything by 1 without changing its value.

**Step 2:** Repeat Step 1 until all resulting product terms contain all variables in the domain in either complemented or uncomplemented form. In converting a product term to standard form, the number of product terms is doubled for each missing variable, as Example 4–15 shows.

**EXAMPLE 4–15**

Convert the following Boolean expression into standard SOP form:

$$A\bar{B}C + \bar{A}\bar{B} + A\bar{B}CD$$

**Solution**

The domain of this SOP expression is  $A, B, C, D$ . Take one term at a time. The first term,  $A\bar{B}C$ , is missing variable  $D$  or  $\bar{D}$ , so multiply the first term by  $D + \bar{D}$  as follows:

$$A\bar{B}C = A\bar{B}C(D + \bar{D}) = A\bar{B}CD + A\bar{B}C\bar{D}$$

In this case, two standard product terms are the result.

The second term,  $\bar{A}\bar{B}$ , is missing variables  $C$  or  $\bar{C}$  and  $D$  or  $\bar{D}$ , so first multiply the second term by  $C + \bar{C}$  as follows:

$$\bar{A}\bar{B} = \bar{A}\bar{B}(C + \bar{C}) = \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C}$$

The two resulting terms are missing variable  $D$  or  $\bar{D}$ , so multiply both terms by  $D + \bar{D}$  as follows:

$$\begin{aligned} \bar{A}\bar{B} &= \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} = \bar{A}\bar{B}C(D + \bar{D}) + \bar{A}\bar{B}\bar{C}(D + \bar{D}) \\ &= \bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} \end{aligned}$$

In this case, four standard product terms are the result.

The third term,  $A\bar{B}CD$ , is already in standard form. The complete standard SOP form of the original expression is as follows:

$$A\bar{B}C + \bar{A}\bar{B} + A\bar{B}CD = A\bar{B}CD + A\bar{B}C\bar{D} + \bar{A}\bar{B}CD + \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D$$

**Related Problem**

Convert the expression  $W\bar{X}Y + \bar{X}Y\bar{Z} + WX\bar{Y}$  to standard SOP form.

**Binary Representation of a Standard Product Term**

A standard product term is equal to 1 for only one combination of variable values. For example, the product term  $A\bar{B}C\bar{D}$  is equal to 1 when  $A = 1, B = 0, C = 1, D = 0$ , as shown below, and is 0 for all other combinations of values for the variables.

$$A\bar{B}C\bar{D} = 1 \cdot 0 \cdot 1 \cdot 0 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

In this case, the product term has a binary value of 1010 (decimal ten).

Remember, a product term is implemented with an AND gate whose output is 1 only if each of its inputs is 1. Inverters are used to produce the complements of the variables as required.

An SOP expression is equal to 1 only if one or more of the product terms in the expression is equal to 1.

**EXAMPLE 4–16**

Determine the binary values for which the following standard SOP expression is equal to 1:

$$ABCD + A\bar{B}C\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D}$$

**Solution**

The term  $ABCD$  is equal to 1 when  $A = 1, B = 1, C = 1$ , and  $D = 1$ .

$$ABCD = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

The term  $A\bar{B}\bar{C}D$  is equal to 1 when  $A = 1, B = 0, C = 0$ , and  $D = 1$ .

$$A\bar{B}\bar{C}D = 1 \cdot \bar{0} \cdot \bar{0} \cdot 1 = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

The term  $\bar{A}\bar{B}\bar{C}\bar{D}$  is equal to 1 when  $A = 0, B = 0, C = 0$ , and  $D = 0$ .

$$\bar{A}\bar{B}\bar{C}\bar{D} = \bar{0} \cdot \bar{0} \cdot \bar{0} \cdot \bar{0} = 1 \cdot 1 \cdot 1 \cdot 1 = 1$$

The SOP expression equals 1 when any or all of the three product terms is 1.

### Related Problem

Determine the binary values for which the following SOP expression is equal to 1:

$$\bar{X}YZ + X\bar{Y}Z + XY\bar{Z} + \bar{X}Y\bar{Z} + XYZ$$

Is this a standard SOP expression?

## The Product-of-Sums (POS) Form


A sum term was defined in Section 4–1 as a term consisting of the sum (Boolean addition) of literals (variables or their complements). When two or more sum terms are multiplied, the resulting expression is a **product-of-sums (POS)**. Some examples are

$$\begin{aligned} &(\bar{A} + B)(A + \bar{B} + C) \\ &(\bar{A} + \bar{B} + \bar{C})(C + \bar{D} + E)(\bar{B} + C + D) \\ &(A + B)(A + \bar{B} + C)(\bar{A} + C) \end{aligned}$$

A POS expression can contain a single-variable term, as in  $\bar{A}(A + \bar{B} + C)(\bar{B} + \bar{C} + D)$ . In a POS expression, a single overbar cannot extend over more than one variable; however, more than one variable in a term can have an overbar. For example, a POS expression can have the term  $\bar{A} + \bar{B} + \bar{C}$  but not  $\overline{A + B + C}$ .

### Implementation of a POS Expression

Implementing a POS expression simply requires ANDing the outputs of two or more OR gates. A sum term is produced by an OR operation, and the product of two or more sum terms is produced by an AND operation. Therefore, a POS expression can be implemented by logic in which the outputs of a number (equal to the number of sum terms in the expression) of OR gates connect to the inputs of an AND gate, as Figure 4–24 shows for the expression  $(A + B)(B + C + D)(A + C)$ . The output  $X$  of the AND gate equals the POS expression.



**FIGURE 4-24** Implementation of the POS expression  $(A + B)(B + C + D)(A + C)$ .

## The Standard POS Form

So far, you have seen POS expressions in which some of the sum terms do not contain all of the variables in the domain of the expression. For example, the expression

$$(A + \bar{B} + C)(A + B + \bar{D})(A + \bar{B} + \bar{C} + D)$$

has a domain made up of the variables  $A, B, C$ , and  $D$ . Notice that the complete set of variables in the domain is not represented in the first two terms of the expression; that is,  $D$  or  $\bar{D}$  is missing from the first term and  $C$  or  $\bar{C}$  is missing from the second term.

A *standard POS expression* is one in which *all* the variables in the domain appear in each sum term in the expression. For example,

$$(\overline{A} + \overline{B} + \overline{C} + \overline{D})(A + \overline{B} + C + D)(A + B + \overline{C} + D)$$

is a standard POS expression. Any nonstandard POS expression (referred to simply as POS) can be converted to the standard form using Boolean algebra.

### Converting a Sum Term to Standard POS

Each sum term in a POS expression that does not contain all the variables in the domain can be expanded to standard form to include all variables in the domain and their complements. As stated in the following steps, a nonstandard POS expression is converted into standard form using Boolean algebra rule 8 ( $A \cdot \overline{A} = 0$ ) from Table 4–1: A variable multiplied by its complement equals 0.

**Step 1:** Add to each nonstandard product term a term made up of the product of the missing variable and its complement. This results in two sum terms. As you know, you can add 0 to anything without changing its value.

**Step 2:** Apply rule 12 from Table 4–1:  $A + BC = (A + B)(A + C)$

**Step 3:** Repeat Step 1 until all resulting sum terms contain all variables in the domain in either complemented or uncomplemented form.

#### EXAMPLE 4–17

Convert the following Boolean expression into standard POS form:

$$(A + \overline{B} + C)(\overline{B} + C + \overline{D})(A + \overline{B} + \overline{C} + D)$$

#### Solution

The domain of this POS expression is  $A, B, C, D$ . Take one term at a time. The first term,  $A + \overline{B} + C$ , is missing variable  $D$  or  $\overline{D}$ , so add  $D\overline{D}$  and apply rule 12 as follows:

$$A + \overline{B} + C = A + \overline{B} + C + D\overline{D} = (A + \overline{B} + C + D)(A + \overline{B} + C + \overline{D})$$

The second term,  $\overline{B} + C + \overline{D}$ , is missing variable  $A$  or  $\overline{A}$ , so add  $A\overline{A}$  and apply rule 12 as follows:

$$\overline{B} + C + \overline{D} = \overline{B} + C + \overline{D} + A\overline{A} = (A + \overline{B} + C + \overline{D})(\overline{A} + \overline{B} + C + \overline{D})$$

The third term,  $A + \overline{B} + \overline{C} + D$ , is already in standard form. The standard POS form of the original expression is as follows:

$$(A + \overline{B} + C)(\overline{B} + C + \overline{D})(A + \overline{B} + \overline{C} + D) = \\ (A + \overline{B} + C + D)(A + \overline{B} + C + \overline{D})(A + \overline{B} + \overline{C} + D)(\overline{A} + \overline{B} + C + \overline{D})(A + \overline{B} + \overline{C} + D)$$

#### Related Problem

Convert the expression  $(A + \overline{B})(B + C)$  to standard POS form.

### Binary Representation of a Standard Sum Term

A standard sum term is equal to 0 for only one combination of variable values. For example, the sum term  $A + \overline{B} + C + \overline{D}$  is 0 when  $A = 0, B = 1, C = 0$ , and  $D = 1$ , as shown below, and is 1 for all other combinations of values for the variables.

$$A + \overline{B} + C + \overline{D} = 0 + \overline{1} + 0 + \overline{1} = 0 + 0 + 0 + 0 = 0$$

In this case, the sum term has a binary value of 0101 (decimal 5). Remember, a sum term is implemented with an OR gate whose output is 0 only if each of its inputs is 0. Inverters are used to produce the complements of the variables as required.

A POS expression is equal to 0 only if one or more of the sum terms in the expression is equal to 0.

**EXAMPLE 4-18**

Determine the binary values of the variables for which the following standard POS expression is equal to 0:

$$(A + B + C + D)(A + \bar{B} + \bar{C} + D)(\bar{A} + \bar{B} + \bar{C} + \bar{D})$$

**Solution**

The term  $A + B + C + D$  is equal to 0 when  $A = 0, B = 0, C = 0$ , and  $D = 0$ .

$$A + B + C + D = 0 + 0 + 0 + 0 = 0$$

The term  $A + \bar{B} + \bar{C} + D$  is equal to 0 when  $A = 0, B = 1, C = 1$ , and  $D = 0$ .

$$A + \bar{B} + \bar{C} + D = 0 + \bar{1} + \bar{1} + 0 = 0 + 0 + 0 + 0 = 0$$

The term  $\bar{A} + \bar{B} + \bar{C} + \bar{D}$  is equal to 0 when  $A = 1, B = 1, C = 1$ , and  $D = 1$ .

$$\bar{A} + \bar{B} + \bar{C} + \bar{D} = \bar{1} + \bar{1} + \bar{1} + \bar{1} = 0 + 0 + 0 + 0 = 0$$

The POS expression equals 0 when any of the three sum terms equals 0.

**Related Problem**

Determine the binary values for which the following POS expression is equal to 0:

$$(X + \bar{Y} + Z)(\bar{X} + Y + Z)(X + Y + \bar{Z})(\bar{X} + \bar{Y} + \bar{Z})(X + \bar{Y} + \bar{Z})$$

Is this a standard POS expression?

**Converting Standard SOP to Standard POS**

The binary values of the product terms in a given standard SOP expression are not present in the equivalent standard POS expression. Also, the binary values that are not represented in the SOP expression are present in the equivalent POS expression. Therefore, to convert from standard SOP to standard POS, the following steps are taken:

- Step 1:** Evaluate each product term in the SOP expression. That is, determine the binary numbers that represent the product terms.
- Step 2:** Determine all of the binary numbers not included in the evaluation in Step 1.
- Step 3:** Write the equivalent sum term for each binary number from Step 2 and express in POS form.

Using a similar procedure, you can go from POS to SOP.

**EXAMPLE 4-19**

Convert the following SOP expression to an equivalent POS expression:

$$\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}BC + A\bar{B}C + ABC$$

**Solution**

The evaluation is as follows:

$$000 + 010 + 011 + 101 + 111$$


Since there are three variables in the domain of this expression, there are a total of eight ( $2^3$ ) possible combinations. The SOP expression contains five of these combinations, so the POS must contain the other three which are 001, 100, and 110. Remember, these are the binary values that make the sum term 0. The equivalent POS expression is

$$(A + B + \bar{C})(\bar{A} + B + C)(\bar{A} + \bar{B} + C)$$


## Exclusive-OR Logic

The exclusive-OR gate was introduced in Chapter 3. Although this circuit is considered a type of logic gate with its own unique symbol, it is actually a combination of two AND gates, one OR gate, and two inverters, as shown in Figure 5–5(a). The two ANSI standard exclusive-OR logic symbols are shown in parts (b) and (c).


The XOR gate is actually a combination of other gates.



(a) Logic diagram



(b) ANSI distinctive shape symbol



(c) ANSI rectangular outline symbol

**FIGURE 5–5** Exclusive-OR logic diagram and symbols. Open file F05-05 to verify the operation.



The output expression for the circuit in Figure 5–5 is

$$X = A\bar{B} + \bar{A}B$$

Evaluation of this expression results in the truth table in Table 5–2. Notice that the output is HIGH only when the two inputs are at opposite levels. A special exclusive-OR operator  $\oplus$  is often used, so the expression  $X = A\bar{B} + \bar{A}B$  can be stated as “ $X$  is equal to  $A$  exclusive-OR  $B$ ” and can be written as

$$X = A \oplus B$$

## Exclusive-NOR Logic

As you know, the complement of the exclusive-OR function is the exclusive-NOR, which is derived as follows:

$$X = \overline{AB} + \overline{AB} = (\overline{A}\overline{B})(\overline{A}\overline{B}) = (\overline{A} + B)(A + \overline{B}) = \overline{AB} + AB$$



Notice that the output  $X$  is HIGH only when the two inputs,  $A$  and  $B$ , are at the same level.

The exclusive-NOR can be implemented by simply inverting the output of an exclusive-OR, as shown in Figure 5–6(a), or by directly implementing the expression  $\overline{AB} + AB$ , as shown in part (b).

**TABLE 5–2**

Truth table for an exclusive-OR.

| A | B | X |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

(a)  $X = A\bar{B} + \bar{A}B$ (b)  $X = \overline{AB} + AB$ 

**FIGURE 5–6** Two equivalent ways of implementing the exclusive-NOR. Open files F05-06 (a) and (b) to verify the operation.




**EXAMPLE 5–3**

Use exclusive-OR gates to implement an even-parity code generator for an original 4-bit code.

**Solution**

Recall from Chapter 2 that a parity bit is added to a binary code in order to provide error detection. For even parity, a parity bit is added to the original code to make the total number of 1s in the code even. The circuit in Figure 5–7 produces a 1 output when there is an odd number of 1s on the inputs in order to make the total number of 1s in the output code even. A 0 output is produced when there is an even number of 1s on the inputs.



**FIGURE 5–7** Even-parity generator.

**Related Problem**


How would you verify that a correct even-parity bit is generated for each combination of the four data bits?

**EXAMPLE 5–4**

Use exclusive-OR gates to implement an even-parity checker for the 5-bit code generated by the circuit in Example 5–3.

**Solution**

The circuit in Figure 5–8 produces a 1 output when there is an error in the five-bit code and a 0 when there is no error.



**FIGURE 5–8** Even-parity checker.


**Related Problem**

How would you verify that an error is indicated when the input code is incorrect?

## The NAND Gate as a Universal Logic Element

The NAND gate is a **universal gate** because it can be used to produce the NOT, the AND, or the NOR functions. An inverter can be made from a NAND gate by connecting all of the inputs together and creating, in effect, a single input, as shown in Figure 5–18(a) for a 2-input gate. An AND function can be generated by the use of NAND gates alone, as shown in Figure 5–18(b). An OR function can be produced with only NAND gates, as illustrated in part (c). Finally, a NOR function is produced as shown in part (d).

Combinations of NAND gates can be used to produce any logic function.



**FIGURE 5-18** Universal application of NAND gates. Open files F05-18(a), (b), (c), and (d) to verify each of the equivalencies.



In Figure 5–18(b), a NAND gate is used to invert (complement) a NAND output to form the AND function, as indicated in the following equation:

$$X = \overline{\overline{AB}} = AB$$

In Figure 5–18(c), NAND gates  $G_1$  and  $G_2$  are used to invert the two input variables before they are applied to NAND gate  $G_3$ . The final OR output is derived as follows by application of DeMorgan's theorem:


$$X = \overline{\overline{A}\overline{B}} = A + B$$

In Figure 5–18(d), NAND gate  $G_4$  is used as an inverter connected to the circuit of part (c) to produce the NOR operation  $\overline{A} + \overline{B}$ .

## The NOR Gate as a Universal Logic Element

Like the NAND gate, the NOR gate can be used to produce the NOT, AND, OR, and NAND functions. A NOT circuit, or inverter, can be made from a NOR gate by connecting all of the inputs together to effectively create a single input, as shown in Figure 5–19(a) with a 2-input example. Also, an OR gate can be produced from NOR gates, as illustrated in Figure 5–19(b). An AND gate can be constructed by the use of NOR gates, as shown in

Combinations of NOR gates can be used to produce any logic function.



**FIGURE 5-19** Universal application of NOR gates. Open files F05-19(a), (b), (c), and (d) to verify each of the equivalencies.

Figure 5–19(c). In this case the NOR gates  $G_1$  and  $G_2$  are used as inverters, and the final output is derived by the use of DeMorgan's theorem as follows:

$$X = \overline{\overline{A} + \overline{B}} = AB$$

Figure 5–19(d) shows how NOR gates are used to form a NAND function.

### SECTION 5-3 CHECKUP

1. Use NAND gates to implement each expression:

(a)  $X = \overline{A} + B$     (b)  $X = A\overline{B}$

2. Use NOR gates to implement each expression:

(a)  $X = \overline{A} + B$     (b)  $X = A\overline{B}$

## 5-4 Combinational Logic Using NAND and NOR Gates

In this section, you will see how NAND and NOR gates can be used to implement a logic function. Recall from Chapter 3 that the NAND gate also exhibits an equivalent operation called the negative-OR and that the NOR gate exhibits an equivalent operation called the negative-AND. You will see how the use of the appropriate symbols to represent the equivalent operations makes “reading” a logic diagram easier.

After completing this section, you should be able to


- ◆ Use NAND gates to implement a logic function
- ◆ Use NOR gates to implement a logic function
- ◆ Use the appropriate dual symbol in a logic diagram

*connected bubbles represent a double inversion and therefore cancel each other.* This inversion cancellation can be seen in the previous development of the output expression  $AB + CD$  and is indicated by the absence of barred terms in the output expression. Thus, the circuit in Figure 5–21(b) is effectively an AND-OR circuit, as shown in Figure 5–21(c).


### NAND Logic Diagrams Using Dual Symbols

All logic diagrams using NAND gates should be drawn with each gate represented by either a NAND symbol or the equivalent negative-OR symbol to reflect the operation of the gate within the logic circuit. The NAND symbol and the negative-OR symbol are called *dual symbols*. When drawing a NAND logic diagram, always use the gate symbols in such a way that every connection between a gate output and a gate input is either bubble-to-bubble or nonbubble-to-nonbubble. In general, a bubble output should not be connected to a nonbubble input or vice versa in a logic diagram.

Figure 5–22 shows an arrangement of gates to illustrate the procedure of using the appropriate dual symbols for a NAND circuit with several gate levels. Although using all NAND symbols as in Figure 5–22(a) is correct, the diagram in part (b) is much easier to “read” and is the preferred method. As shown in Figure 5–22(b), the output gate is represented with a negative-OR symbol. Then the NAND symbol is used for the level of gates right before the output gate and the symbols for successive levels of gates are alternated as you move away from the output.



(a) Several Boolean steps are required to arrive at final output expression.




(b) Output expression can be obtained directly from the function of each gate symbol in the diagram.

**FIGURE 5–22** Illustration of the use of the appropriate dual symbols in a NAND logic diagram.


The shape of the gate indicates the way its inputs will appear in the output expression and thus shows how the gate functions within the logic circuit. For a NAND symbol, the inputs appear ANDed in the output expression; and for a negative-OR symbol, the inputs appear ORed in the output expression, as Figure 5–22(b) illustrates. The dual-symbol diagram in part (b) makes it easier to determine the output expression directly from the logic diagram because each gate symbol indicates the relationship of its input variables as they appear in the output expression.

**EXAMPLE 5-9**

Redraw the logic diagram and develop the output expression for the circuit in Figure 5–23 using the appropriate dual symbols.

**FIGURE 5-23****Solution**

Redraw the logic diagram in Figure 5–23 with the use of equivalent negative-OR symbols as shown in Figure 5–24. Writing the expression for  $X$  directly from the indicated logic operation of each gate gives  $X = (\bar{A} + \bar{B})C + (\bar{D} + \bar{E})F$ .

**FIGURE 5-24****Related Problem**

Derive the output expression from Figure 5–23 and show it is equivalent to the expression in the solution.


**EXAMPLE 5-10**

Implement each expression with NAND logic using appropriate dual symbols:

$$(a) ABC + DE \quad (b) ABC + \overline{D} + \overline{E}$$

**Solution**

See Figure 5–25.

**FIGURE 5-25****Related Problem**


Convert the NAND circuits in Figure 5–25(a) and (b) to equivalent AND-OR logic.

**NOR Logic**

A NOR gate can function as either a NOR or a negative-AND, as shown by DeMorgan's theorem.

$$\overline{A + B} = \overline{AB}$$


NOR      ↑      ↑      negative-AND

**FIGURE 5-26** NOR logic for  $X = (A + B)(C + D)$ .

Consider the NOR logic in Figure 5-26. The output expression is developed as follows:


$$X = \overline{\overline{A + B} + \overline{C + D}} = \overline{\overline{A + B}}\overline{\overline{C + D}} = (A + B)C + D$$

As you can see in Figure 5-26, the output expression  $(A + B)(C + D)$  consists of two OR terms ANDed together. This shows that gates G<sub>2</sub> and G<sub>3</sub> act as OR gates and gate G<sub>1</sub> acts as an AND gate, as illustrated in Figure 5-27(a). This circuit is redrawn in part (b) with a negative-AND symbol for gate G<sub>1</sub>.


**FIGURE 5-27**

### NOR Logic Diagram Using Dual Symbols

As with NAND logic, the purpose for using the dual symbols is to make the logic diagram easier to read and analyze, as illustrated in the NOR logic circuit in Figure 5-28. When the circuit in part (a) is redrawn with dual symbols in part (b), notice that all output-to-input



(a) Final output expression is obtained after several Boolean steps.




(b) Output expression can be obtained directly from the function of each gate symbol in the diagram.

**FIGURE 5-28** Illustration of the use of the appropriate dual symbols in a NOR logic diagram.

connections between gates are bubble-to-bubble or nonbubble-to-nonbubble. Again, you can see that the shape of each gate symbol indicates the type of term (AND or OR) that it produces in the output expression, thus making the output expression easier to determine and the logic diagram easier to analyze.

**EXAMPLE 5-11**

Using appropriate dual symbols, redraw the logic diagram and develop the output expression for the circuit in Figure 5-29.




**FIGURE 5-29**

**Solution**

Redraw the logic diagram with the equivalent negative-AND symbols as shown in Figure 5-30. Writing the expression for  $X$  directly from the indicated operation of each gate,

$$X = (\overline{AB} + C)(\overline{DE} + F)$$



**FIGURE 5-30**

**Related Problem**

Prove that the output of the NOR circuit in Figure 5-29 is the same as for the circuit in Figure 5-30.

**SECTION 5-4 CHECKUP**

- Implement the expression  $X = \overline{(\overline{A} + \overline{B} + \overline{C})DE}$  by using NAND logic.
- Implement the expression  $X = \overline{\overline{ABC} + (D + E)}$  with NOR logic.

## 5-5 Pulse Waveform Operation

General combinational logic circuits with pulse waveform inputs are examined in this section. Keep in mind that the operation of each gate is the same for pulse waveform inputs as for constant-level inputs. The output of a logic circuit at any given time depends on the inputs at that particular time, so the relationship of the time-varying inputs is of primary importance.

After completing this section, you should be able to

- Analyze combinational logic circuits with pulse waveform inputs
- Develop a timing diagram for any given combinational logic circuit with specified inputs


The operation of any gate is the same regardless of whether its inputs are pulsed or constant levels. The nature of the inputs (pulsed or constant levels) does not alter the truth table of a circuit. The examples in this section illustrate the analysis of combinational logic circuits with pulse waveform inputs.

The following is a review of the operation of individual gates for use in analyzing combinational circuits with pulse waveform inputs:

1. The output of an AND gate is HIGH only when all inputs are HIGH at the same time.
2. The output of an OR gate is HIGH only when at least one of its inputs is HIGH.
3. The output of a NAND gate is LOW only when all inputs are HIGH at the same time.
4. The output of a NOR gate is LOW only when at least one of its inputs is HIGH.

### EXAMPLE 5-12

Determine the final output waveform  $X$  for the circuit in Figure 5-31, with input waveforms  $A$ ,  $B$ , and  $C$  as shown.



**FIGURE 5-31**

### Solution


The output expression,  $\overline{AB} + \overline{AC}$ , indicates that the output  $X$  is LOW when both  $A$  and  $B$  are HIGH or when both  $A$  and  $C$  are HIGH or when all inputs are HIGH. The output waveform  $X$  is shown in the timing diagram of Figure 5-31. The intermediate waveform  $Y$  at the output of the OR gate is also shown.

### Related Problem

Determine the output waveform if input  $A$  is a constant HIGH level.

### EXAMPLE 5-13


Draw the timing diagram for the circuit in Figure 5-32 showing the outputs of  $G_1$ ,  $G_2$ , and  $G_3$  with the input waveforms,  $A$ , and  $B$ , as indicated.



**FIGURE 5-32**

**Solution**


When both inputs are HIGH or when both inputs are LOW, the output  $X$  is HIGH as shown in Figure 5–33. Notice that this is an exclusive-NOR circuit. The intermediate outputs of gates  $G_2$  and  $G_3$  are also shown in Figure 5–33.

**FIGURE 5-33****Related Problem**

Determine the output  $X$  in Figure 5–32 if input  $B$  is inverted.

**EXAMPLE 5-14**

Determine the output waveform  $X$  for the logic circuit in Figure 5–34(a) by first finding the intermediate waveform at each of points  $Y_1$ ,  $Y_2$ ,  $Y_3$ , and  $Y_4$ . The input waveforms are shown in Figure 5–34(b).

**FIGURE 5-34**

**Solution**

All the intermediate waveforms and the final output waveform are shown in the timing diagram of Figure 5–34(c).

**Related Problem**


Determine the waveforms  $Y_1$ ,  $Y_2$ ,  $Y_3$ ,  $Y_4$  and  $X$  if input waveform  $A$  is inverted.

**EXAMPLE 5-15**


Determine the output waveform  $X$  for the circuit in Example 5–14, Figure 5–34(a), directly from the output expression.

**Solution**

The output expression for the circuit is developed in Figure 5–35. The SOP form indicates that the output is HIGH when  $A$  is LOW and  $C$  is HIGH or when  $B$  is LOW and  $C$  is HIGH or when  $C$  is LOW and  $D$  is HIGH.

**FIGURE 5-35**

The result is shown in Figure 5–36 and is the same as the one obtained by the intermediate-waveform method in Example 5–14. The corresponding product terms for each waveform condition that results in a HIGH output are indicated.


**FIGURE 5-36****Related Problem**

Repeat this example if all the input waveforms are inverted.

After completing this section, you should be able to

- ◆ Define a circuit node
- ◆ Use an oscilloscope to find a faulty circuit node
- ◆ Use an oscilloscope to find an open input or output
- ◆ Use an oscilloscope to find a shorted input or output
- ◆ Discuss how to use an oscilloscope or a logic analyzer for signal tracing in a combinational logic circuit

In a combinational logic circuit, the output of a driving device may be connected to two or more load devices as shown in Figure 5–44. The interconnecting paths share a common electrical point known as a **node**.



**FIGURE 5–44** Illustration of a node in a logic circuit.


The driving device in Figure 5–44 is driving the node, and the other devices represent loads connected to the node. A driving device can drive a number of load device inputs up to its specified fan-out. Several types of failures are possible in this situation. Some of these failure modes are difficult to isolate to a single bad device because all the devices connected to the node are affected. Common types of failures are the following:

1. **Open output in driving device.** This failure will cause a loss of signal to all load devices.
2. **Open input in a load device.** This failure will not affect the operation of any of the other devices connected to the node, but it will result in loss of signal output from the faulty device.
3. **Shorted output in driving device.** This failure can cause the node to be stuck in the LOW state (short to ground) or in the HIGH state (short to  $V_{CC}$ ).
4. **Shorted input in a load device.** This failure can also cause the node to be stuck in the LOW state (short to ground) or in the HIGH state (short to  $V_{CC}$ ).

## Troubleshooting Common Faults

### Open Output in Driving Device

In this situation there is no pulse activity on the node. With circuit power on, an open node will normally result in a “floating” level, as illustrated in Figure 5–45.



**FIGURE 5–45** Open output in driving device. Assume a HIGH is on one input.

### Open Input in a Load Device

If the check for an open driver output in IC1 is negative (there is pulse activity), then a check for an open input in a load device should be performed. Check the output of each device for pulse activity, as illustrated in Figure 5–46. If one of the inputs that is normally connected to the node is open, no pulses will be detected on that device’s output.

### Output or Input Shorted to Ground


When the output is shorted to ground in the driving device or the input to a load device is shorted to ground, it will cause the node to be stuck LOW, as previously mentioned. A quick check with a scope probe will indicate this, as shown in Figure 5–47. A short to ground in the driving device’s output or in any load input will cause this symptom, and further checks must therefore be made to isolate the short to a particular device.

### Signal Tracing and Waveform Analysis


Although the methods of isolating an open or a short at a node point are useful from time to time, a more general troubleshooting technique called **signal tracing** is of value in just

**HandsOnTip**

When troubleshooting logic circuits, begin with a visual check, looking for obvious problems. In addition to components, visual inspection should include connectors. Edge connectors are frequently used to bring power, ground, and signals to a circuit board. The mating surfaces of the connector need to be clean and have a good mechanical fit. A dirty connector can cause intermittent or complete failure of the circuit. Edge connectors can be cleaned with a common pencil eraser and wiped clean with a Q-tip soaked in alcohol. Also, all connectors should be checked for loose-fitting pins.



**FIGURE 5-46** Open input in a load device.



**FIGURE 5-47** Shorted output in the driving device or shorted input in a load.

about every troubleshooting situation. Waveform measurement is accomplished with an oscilloscope or a logic analyzer.

Basically, the signal tracing method requires that you observe the waveforms and their time relationships at all accessible points in the logic circuit. You can begin at the inputs and, from an analysis of the waveform timing diagram for each point, determine where an incorrect waveform first occurs. With this procedure you can usually isolate the fault to a specific device. A procedure beginning at the output and working back toward the inputs can also be used.

The general procedure for signal tracing starting at the inputs is outlined as follows:

- Within a system, define the section of logic that is suspected of being faulty.
  - Start at the inputs to the section of logic under examination. We assume, for this discussion, that the input waveforms coming from other sections of the system have been found to be correct.

- For each device, beginning at the input and working toward the output of the logic circuit, observe the output waveform of the device and compare it with the input waveforms by using the oscilloscope or the logic analyzer.
- Determine if the output waveform is correct, using your knowledge of the logical operation of the device.
- If the output is incorrect, the device under test may be faulty. Pull the IC device that is suspected of being faulty, and test it out-of-circuit. If the device is found to be faulty, replace the IC. If it works correctly, the fault is in the external circuitry or in another IC to which the tested one is connected.
- If the output is correct, go to the next device. Continue checking each device until an incorrect waveform is observed.

Figure 5–48 is an example that illustrates the general procedure for a specific logic circuit in the following steps:

**Step 1:** Observe the output of gate  $G_1$  (test point 5) relative to the inputs. If it is correct, check the inverter next. If the output is not correct, the gate or its

*Step 1*


- If correct, go to step 2.
- If incorrect, test IC2 and connections.

*Step 2*




- If correct, go to step 3.
- If incorrect, test IC1 and connections.

*Step 3*

- If correct, go to step 4.
- If incorrect, test IC2 and connections.



Scope is externally triggered from test point 1 (TP1).



*Step 4*

- If correct, go to step 5.
- If incorrect, test IC2 and connections.

*Step 5*

- If correct, circuit is OK.
- If incorrect, test IC2 and connections.


**FIGURE 5–48** Example of signal tracing and waveform analysis in a portion of a printed circuit board. TP indicates test point.

connections are bad; or, if the output is LOW, the input to gate  $G_2$  may be shorted.


- Step 2:** Observe the output of the inverter (TP6) relative to the input. If it is correct, check gate  $G_2$  next. If the output is not correct, the inverter or its connections are bad; or, if the output is LOW, the input to gate  $G_3$  may be shorted.
- Step 3:** Observe the output of gate  $G_2$  (TP7) relative to the inputs. If it is correct, check gate  $G_3$  next. If the output is not correct, the gate or its connections are bad; or, if the output is LOW, the input to gate  $G_4$  may be shorted.
- Step 4:** Observe the output of gate  $G_3$  (TP8) relative to the inputs. If it is correct, check gate  $G_4$  next. If the output is not correct, the gate or its connections are bad; or, if the output is LOW, the input to gate  $G_4$  (TP7) may be shorted.
- Step 5:** Observe the output of gate  $G_4$  (TP9) relative to the inputs. If it is correct, the circuit is okay. If the output is not correct, the gate or its connections are bad.

#### EXAMPLE 5-17

Determine the fault in the logic circuit of Figure 5-49(a) by using waveform analysis. You have observed the waveforms shown in green in Figure 5-49(b). The red waveforms are correct and are provided for comparison.



(a)



(b)

**FIGURE 5-49**

#### Solution

1. Determine what the correct waveform should be for each gate. The correct waveforms are shown in red, superimposed on the actual measured waveforms, in Figure 5-49(b).
2. Compare waveforms gate by gate until you find a measured waveform that does not match the correct waveform.

In this example, everything tested is correct until gate  $G_3$  is checked. The output of this gate is not correct as the differences in the waveforms indicate. An analysis of the waveforms indicates that if the  $D$  input to gate  $G_3$  is open and acting as a HIGH, you will get the output waveform measured (shown in red). Notice that the output of  $G_4$  is also incorrect due to the incorrect input from  $G_3$ .

Replace the IC containing  $G_3$ , and check the circuit's operation again.

#### Related Problem

For the inputs in Figure 5-49(b), determine the output waveform for the logic circuit (output of  $G_4$ ) if the inverter has an open output.

## 6-1 Half and Full Adders

Adders are important in computers and also in other types of digital systems in which numerical data are processed. An understanding of the basic adder operation is fundamental to the study of digital systems. In this section, the half-adder and the full-adder are introduced.

After completing this section, you should be able to

- ◆ Describe the function of a half-adder
- ◆ Draw a half-adder logic diagram
- ◆ Describe the function of the full-adder
- ◆ Draw a full-adder logic diagram using half-adders
- ◆ Implement a full-adder using AND-OR logic

### The Half-Adder

A half-adder adds two bits and produces a sum and an output carry.


Recall the basic rules for binary addition as stated in Chapter 2.

$$\begin{array}{rcl} 0 + 0 & = & 0 \\ 0 + 1 & = & 1 \\ 1 + 0 & = & 1 \\ 1 + 1 & = & 10 \end{array}$$

The operations are performed by a logic circuit called a **half-adder**.

The half-adder accepts two binary digits on its inputs and produces two binary digits on its outputs—a sum bit and a carry bit.

A half-adder is represented by the logic symbol in Figure 6-1.



**FIGURE 6-1** Logic symbol for a half-adder. Open file F06-01 to verify operation. A Multisim tutorial is available on the website.

### Half-Adder Logic

From the operation of the half-adder as stated in Table 6-1, expressions can be derived for the sum and the output carry as functions of the inputs. Notice that the output carry ( $C_{out}$ ) is a 1 only when both  $A$  and  $B$  are 1s; therefore,  $C_{out}$  can be expressed as the AND of the input variables.

$$C_{out} = AB \quad \text{Equation 6-1}$$

Now observe that the sum output ( $\Sigma$ ) is a 1 only if the input variables,  $A$  and  $B$ , are not equal. The sum can therefore be expressed as the exclusive-OR of the input variables.

$$\Sigma = A \oplus B \quad \text{Equation 6-2}$$

From Equations 6-1 and 6-2, the logic implementation required for the half-adder function can be developed. The output carry is produced with an AND gate with  $A$  and  $B$  on the

**TABLE 6-1**

Half-adder truth table.


| $A$ | $B$ | $C_{out}$ | $\Sigma$ |
|-----|-----|-----------|----------|
| 0   | 0   | 0         | 0        |
| 0   | 1   | 0         | 1        |
| 1   | 0   | 0         | 1        |
| 1   | 1   | 1         | 0        |

$\Sigma$  = sum

$C_{out}$  = output carry

$A$  and  $B$  = input variables (operands)

inputs, and the sum output is generated with an exclusive-OR gate, as shown in Figure 6–2. Remember that the exclusive-OR can be implemented with AND gates, an OR gate, and inverters.



**FIGURE 6-2** Half-adder logic diagram.


## The Full-Adder

The second category of adder is the **full-adder**.

The full-adder accepts two input bits and an input carry and generates a sum output and an output carry.

A full-adder has an input carry while the half-adder does not.

The basic difference between a full-adder and a half-adder is that the full-adder accepts an input carry. A logic symbol for a full-adder is shown in Figure 6–3, and the truth table in Table 6–2 shows the operation of a full-adder.



**FIGURE 6-3** Logic symbol for a full-adder. Open file F06-03 to verify operation.

**Multisim**

**TABLE 6-2**  
Full-adder truth table.

| A | B | C <sub>in</sub> | C <sub>out</sub> | Σ |
|---|---|-----------------|------------------|---|
| 0 | 0 | 0               | 0                | 0 |
| 0 | 0 | 1               | 0                | 1 |
| 0 | 1 | 0               | 0                | 1 |
| 0 | 1 | 1               | 1                | 0 |
| 1 | 0 | 0               | 0                | 1 |
| 1 | 0 | 1               | 1                | 0 |
| 1 | 1 | 0               | 1                | 0 |
| 1 | 1 | 1               | 1                | 1 |

C<sub>in</sub> = input carry, sometimes designated as CI

C<sub>out</sub> = output carry, sometimes designated as CO

Σ = sum


A and B = input variables (operands)

## Full-Adder Logic

The full-adder must add the two input bits and the input carry. From the half-adder you know that the sum of the input bits A and B is the exclusive-OR of those two variables, A ⊕ B. For the input carry (C<sub>in</sub>) to be added to the input bits, it must be exclusive-ORed with A ⊕ B, yielding the equation for the sum output of the full-adder.

$$\Sigma = (A \oplus B) \oplus C_{in} \quad \text{Equation 6-3}$$

This means that to implement the full-adder sum function, two 2-input exclusive-OR gates can be used. The first must generate the term  $A \oplus B$ , and the second has as its inputs the output of the first XOR gate and the input carry, as illustrated in Figure 6–4(a).




**FIGURE 6-4** Full-adder logic. Open file F06-04 to verify operation.

The output carry is a 1 when both inputs to the first XOR gate are 1s or when both inputs to the second XOR gate are 1s. You can verify this fact by studying Table 6–2. The output carry of the full-adder is therefore produced by input  $A$  ANDed with input  $B$  and  $A \oplus B$  ANDed with  $C_{in}$ . These two terms are ORed, as expressed in Equation 6–4. This function is implemented and combined with the sum logic to form a complete full-adder circuit, as shown in Figure 6–4(b).

$$C_{out} = AB + (A \oplus B)C_{in} \quad \text{Equation 6-4}$$


Notice in Figure 6–4(b) there are two half-adders, connected as shown in the block diagram of Figure 6–5(a), with their output carries ORed. The logic symbol shown in Figure 6–5(b) will normally be used to represent the full-adder.



**FIGURE 6-5** Full-adder implemented with half-adders.

#### EXAMPLE 6-1

For each of the three full-adders in Figure 6–6, determine the outputs for the inputs shown.



**FIGURE 6-6**

**Solution**

- (a) The input bits are  $A = 1$ ,  $B = 0$ , and  $C_{in} = 0$ .

$$1 + 0 + 0 = 1 \text{ with no carry}$$

Therefore,  $\Sigma = 1$  and  $C_{out} = 0$ .

- (b) The input bits are  $A = 1$ ,  $B = 1$ , and  $C_{in} = 0$ .

$$1 + 1 + 0 = 0 \text{ with a carry of } 1$$

Therefore,  $\Sigma = 0$  and  $C_{out} = 1$ .

- (c) The input bits are  $A = 1$ ,  $B = 0$ , and  $C_{in} = 1$ .

$$1 + 0 + 1 = 0 \text{ with a carry of } 1$$

Therefore,  $\Sigma = 0$  and  $C_{out} = 1$ .

**Related Problem\***

What are the full-adder outputs for  $A = 1$ ,  $B = 1$ , and  $C_{in} = 1$ ?

\*Answers are at the end of the chapter.

**SECTION 6-1 CHECKUP**

Answers are at the end of the chapter.

- Determine the sum ( $\Sigma$ ) and the output carry ( $C_{out}$ ) of a half-adder for each set of input bits:  
 (a) 01      (b) 00      (c) 10      (d) 11
- A full-adder has  $C_{in} = 1$ . What are the sum ( $\Sigma$ ) and the output carry ( $C_{out}$ ) when  $A = 1$  and  $B = 1$ ?

**6-2 Parallel Binary Adders**

Two or more full-adders are connected to form parallel binary adders. In this section, you will learn the basic operation of this type of adder and its associated input and output functions.


After completing this section, you should be able to

- Use full-adders to implement a parallel binary adder
- Explain the addition process in a parallel binary adder
- Use the truth table for a 4-bit parallel adder
- Apply two 74HC283s for the addition of two 8-bit numbers
- Expand the 4-bit adder to accommodate 8-bit or 16-bit addition
- Use VHDL to describe a 4-bit parallel adder


As you learned in Section 6-1, a single full-adder is capable of adding two 1-bit numbers and an input carry. To add binary numbers with more than one bit, you must use additional full-adders. When one binary number is added to another, each column generates a sum bit and a 1 or 0 carry bit to the next column to the left, as illustrated here with 2-bit numbers.

**InfoNote**

Addition is performed by processors on two numbers at a time, called *operands*. The *source operand* is a number that is to be added to an existing number called the *destination operand*, which is held in an ALU register, such as the accumulator. The sum of the two numbers is then stored back in the accumulator. Addition is performed on integer numbers or floating-point numbers using ADD or FADD instructions respectively.



To add two binary numbers, a full-adder (FA) is required for each bit in the numbers. So for 2-bit numbers, two adders are needed; for 4-bit numbers, four adders are used; and so on. The carry output of each adder is connected to the carry input of the next higher-order adder, as shown in Figure 6–7 for a 2-bit adder. Notice that either a half-adder can be used for the least significant position or the carry input of a full-adder can be made 0 (grounded) because there is no carry input to the least significant bit position.




**FIGURE 6–7** Block diagram of a basic 2-bit parallel adder using two full-adders.  
Open file F06-07 to verify operation.

In Figure 6–7 the least significant bits (LSB) of the two numbers are represented by  $A_1$  and  $B_1$ . The next higher-order bits are represented by  $A_2$  and  $B_2$ . The three sum bits are  $\Sigma_1$ ,  $\Sigma_2$ , and  $\Sigma_3$ . Notice that the output carry from the left-most full-adder becomes the most significant bit (MSB) in the sum,  $\Sigma_3$ .

#### EXAMPLE 6–2

Determine the sum generated by the 3-bit parallel adder in Figure 6–8 and show the intermediate carries when the binary numbers 101 and 011 are being added.



**FIGURE 6–8**

**Solution**


The LSBs of the two numbers are added in the right-most full-adder. The sum bits and the intermediate carries are indicated in blue in Figure 6–8.

**Related Problem**


What are the sum outputs when 111 and 101 are added by the 3-bit parallel adder?

**Four-Bit Parallel Adders**

A group of four bits is called a **nibble**. A basic 4-bit parallel adder is implemented with four full-adder stages as shown in Figure 6–9. Again, the LSBs ( $A_1$  and  $B_1$ ) in each number being added go into the right-most full-adder; the higher-order bits are applied as shown to the successively higher-order adders, with the MSBs ( $A_4$  and  $B_4$ ) in each number being applied to the left-most full-adder. The carry output of each adder is connected to the carry input of the next higher-order adder as indicated. These are called *internal carries*.



(a) Block diagram



(b) Logic symbol

**FIGURE 6–9** A 4-bit parallel adder.

In keeping with most manufacturers' data sheets, the input labeled  $C_0$  is the input carry to the least significant bit adder;  $C_4$ , in the case of four bits, is the output carry of the most significant bit adder; and  $\Sigma_1$  (LSB) through  $\Sigma_4$  (MSB) are the sum outputs. The logic symbol is shown in Figure 6–9(b).

In terms of the method used to handle carries in a parallel adder, there are two types: the *ripple carry* adder and the *carry look-ahead* adder. These are discussed in Section 6–3.

**Truth Table for a 4-Bit Parallel Adder**

Table 6–3 is the truth table for a 4-bit adder. On some data sheets, truth tables may be called *function tables* or *functional truth tables*. The subscript  $n$  represents the adder bits and can be 1, 2, 3, or 4 for the 4-bit adder.  $C_{n-1}$  is the carry from the previous adder. Carries  $C_1$ ,  $C_2$ , and  $C_3$  are generated internally.  $C_0$  is an external carry input and  $C_4$  is an output. Example 6–3 illustrates how to use Table 6–3.

**TABLE 6–3**

Truth table for each stage of a 4-bit parallel adder.

| $C_{n-1}$ | $A_n$ | $B_n$ | $\Sigma_n$ | $C_n$ |
|-----------|-------|-------|------------|-------|
| 0         | 0     | 0     | 0          | 0     |
| 0         | 0     | 1     | 1          | 0     |
| 0         | 1     | 0     | 1          | 0     |
| 0         | 1     | 1     | 0          | 1     |
| 1         | 0     | 0     | 1          | 0     |
| 1         | 0     | 1     | 0          | 1     |
| 1         | 1     | 0     | 0          | 1     |
| 1         | 1     | 1     | 1          | 1     |

**EXAMPLE 6–3**

Use the 4-bit parallel adder truth table (Table 6–3) to find the sum and output carry for the addition of the following two 4-bit numbers if the input carry ( $C_{n-1}$ ) is 0:

$$A_4 A_3 A_2 A_1 = 1100 \quad \text{and} \quad B_4 B_3 B_2 B_1 = 1100$$

the one that adds the lower or less significant four bits in the numbers, and the high-order adder is the one that adds the higher or more significant four bits in the 8-bit numbers. Similarly, four 4-bit adders can be cascaded to handle two 16-bit numbers.

#### EXAMPLE 6-4

Show how two 74HC283 adders can be connected to form an 8-bit parallel adder. Show output bits for the following 8-bit input numbers:


$$A_8 A_7 A_6 A_5 A_4 A_3 A_2 A_1 = 10111001 \quad \text{and} \quad B_8 B_7 B_6 B_5 B_4 B_3 B_2 B_1 = 10011110$$

#### Solution

Two 74HC283 4-bit parallel adders are used to implement the 8-bit adder. The only connection between the two 74HC283s is the carry output (pin 9) of the low-order adder to the carry input (pin 7) of the high-order adder, as shown in Figure 6-12. Pin 7 of the low-order adder is grounded (no carry input).

The sum of the two 8-bit numbers is

$$\Sigma_9 \Sigma_8 \Sigma_7 \Sigma_6 \Sigma_5 \Sigma_4 \Sigma_3 \Sigma_2 \Sigma_1 = 101010111$$



**FIGURE 6-12** Two 74HC283 adders connected as an 8-bit parallel adder (pin numbers are in parentheses).

#### Related Problem

Use 74HC283 adders to implement a 12-bit parallel adder.

### An Application

An example of full-adder and parallel adder application is a simple voting system that can be used to simultaneously provide the number of “yes” votes and the number of “no” votes. This type of system can be used where a group of people are assembled and there is a need for immediately determining opinions (for or against), making decisions, or voting on certain issues or other matters.

In its simplest form, the system includes a switch for “yes” or “no” selection at each position in the assembly and a digital display for the number of yes votes and one for the number of no votes. The basic system is shown in Figure 6-13 for a 6-position setup, but it can be expanded to any number of positions with additional 6-position modules and additional parallel adder and display circuits.

## 6-3 Ripple Carry and Look-Ahead Carry Adders


As mentioned in the last section, parallel adders can be placed into two categories based on the way in which internal carries from stage to stage are handled. Those categories are ripple carry and look-ahead carry. Externally, both types of adders are the same in terms of inputs and outputs. The difference is the speed at which they can add numbers. The look-ahead carry adder is much faster than the ripple carry adder.

After completing this section, you should be able to

- Discuss the difference between a ripple carry adder and a look-ahead carry adder
- State the advantage of look-ahead carry addition
- Define *carry generation* and *carry propagation* and explain the difference
- Develop look-ahead carry logic
- Explain why cascaded 74HC283s exhibit both ripple carry and look-ahead carry properties

### The Ripple Carry Adder

A **ripple carry** adder is one in which the carry output of each full-adder is connected to the carry input of the next higher-order stage (a stage is one full-adder). The sum and the output carry of any stage cannot be produced until the input carry occurs; this causes a time delay in the addition process, as illustrated in Figure 6-14. The carry propagation delay for each full-adder is the time from the application of the input carry until the output carry occurs, assuming that the *A* and *B* inputs are already present.



**FIGURE 6-14** A 4-bit parallel ripple carry adder showing “worst-case” carry propagation delays.

Full-adder 1 (FA1) cannot produce a potential output carry until an input carry is applied. Full-adder 2 (FA2) cannot produce a potential output carry until FA1 produces an output carry. Full-adder 3 (FA3) cannot produce a potential output carry until an output

carry is produced by FA1 followed by an output carry from FA2, and so on. As you can see in Figure 6–14, the input carry to the least significant stage has to ripple through all the adders before a final sum is produced. The cumulative delay through all the adder stages is a “worst-case” addition time. The total delay can vary, depending on the carry bit produced by each full-adder. If two numbers are added such that no carries (0) occur between stages, the addition time is simply the propagation time through a single full-adder from the application of the data bits on the inputs to the occurrence of a sum output; however, worst-case addition time must always be assumed.

## The Look-Ahead Carry Adder

The speed with which an addition can be performed is limited by the time required for the carries to propagate, or ripple, through all the stages of a parallel adder. One method of speeding up the addition process by eliminating this ripple carry delay is called **look-ahead carry** addition. The look-ahead carry adder anticipates the output carry of each stage, and based on the inputs, produces the output carry by either carry generation or carry propagation.


**Carry generation** occurs when an output carry is produced (generated) internally by the full-adder. A carry is generated only when both input bits are 1s. The generated carry,  $C_g$ , is expressed as the AND function of the two input bits,  $A$  and  $B$ .

$$C_g = AB \quad \text{Equation 6-5}$$

**Carry propagation** occurs when the input carry is rippled to become the output carry. An input carry may be propagated by the full-adder when either or both of the input bits are 1s. The propagated carry,  $C_p$ , is expressed as the OR function of the input bits.

$$C_p = A + B \quad \text{Equation 6-6}$$

The conditions for carry generation and carry propagation are illustrated in Figure 6–15. The three arrowheads symbolize ripple (propagation).




**FIGURE 6-15** Illustration of conditions for carry generation and carry propagation.

The output carry of a full-adder can be expressed in terms of both the generated carry ( $C_g$ ) and the propagated carry ( $C_p$ ). The output carry ( $C_{out}$ ) is a 1 if the generated carry is a 1 OR if the propagated carry is a 1 AND the input carry ( $C_{in}$ ) is a 1. In other words, we get an output carry of 1 if it is generated by the full-adder ( $A = 1$  AND  $B = 1$ ) or if the adder propagates the input carry ( $A = 1$  OR  $B = 1$ ) AND  $C_{in} = 1$ . This relationship is expressed as

$$C_{out} = C_g + C_p C_{in} \quad \text{Equation 6-7}$$

Now let's see how this concept can be applied to a parallel adder, whose individual stages are shown in Figure 6–16 for a 4-bit example. For each full-adder, the output carry is

dependent on the generated carry ( $C_g$ ), the propagated carry ( $C_p$ ), and its input carry ( $C_{in}$ ). The  $C_g$  and  $C_p$  functions for each stage are *immediately* available as soon as the input bits  $A$  and  $B$  and the input carry to the LSB adder are applied because they are dependent only on these bits. The input carry to each stage is the output carry of the previous stage.



**FIGURE 6-16** Carry generation and carry propagation in terms of the input bits to a 4-bit adder.

Based on this analysis, we can now develop expressions for the output carry,  $C_{out*}$ , of each full-adder stage for the 4-bit example.

#### Full-adder 1:

$$C_{out1} = C_{g1} + C_{p1}C_{in1}$$

#### Full-adder 2:

$$C_{in2} = C_{out1}$$

$$\begin{aligned} C_{out2} &= C_{g2} + C_{p2}C_{in2} = C_{g2} + C_{p2}C_{out1} = C_{g2} + C_{p2}(C_{g1} + C_{p1}C_{in1}) \\ &= C_{g2} + C_{p2}C_{g1} + C_{p2}C_{p1}C_{in1} \end{aligned}$$

#### Full-adder 3:

$$C_{in3} = C_{out2}$$

$$\begin{aligned} C_{out3} &= C_{g3} + C_{p3}C_{in3} = C_{g3} + C_{p3}C_{out2} = C_{g3} + C_{p3}(C_{g2} + C_{p2}C_{g1} + C_{p2}C_{p1}C_{in1}) \\ &= C_{g3} + C_{p3}C_{g2} + C_{p3}C_{p2}C_{g1} + C_{p3}C_{p2}C_{p1}C_{in1} \end{aligned}$$


#### Full-adder 4:

$$C_{in4} = C_{out3}$$

$$\begin{aligned} C_{out4} &= C_{g4} + C_{p4}C_{in4} = C_{g4} + C_{p4}C_{out3} \\ &= C_{g4} + C_{p4}(C_{g3} + C_{p3}C_{g2} + C_{p3}C_{p2}C_{g1} + C_{p3}C_{p2}C_{p1}C_{in1}) \\ &= C_{g4} + C_{p4}C_{g3} + C_{p4}C_{p3}C_{g2} + C_{p4}C_{p3}C_{p2}C_{g1} + C_{p4}C_{p3}C_{p2}C_{p1}C_{in1} \end{aligned}$$

Notice that in each of these expressions, the output carry for each full-adder stage is dependent only on the initial input carry ( $C_{in1}$ ), the  $C_g$  and  $C_p$  functions of that stage, and the  $C_g$  and  $C_p$  functions of the preceding stages. Since each of the  $C_g$  and  $C_p$  functions can be expressed in terms of the  $A$  and  $B$  inputs to the full-adders, all the output carries are immediately available (except for gate delays), and you do not have to wait for a carry to ripple through all the stages before a final result is achieved. Thus, the look-ahead carry technique speeds up the addition process.

The  $C_{out}$  equations are implemented with logic gates and connected to the full-adders to create a 4-bit look-ahead carry adder, as shown in Figure 6-17.



**FIGURE 6-17** Logic diagram for a 4-stage look-ahead carry adder.

### Combination Look-Ahead and Ripple Carry Adders

As with most fixed-function IC adders, the 74HC283 4-bit adder that was introduced in Section 6-2 is a look-ahead carry adder. When these adders are cascaded to expand their capability to handle binary numbers with more than four bits, the output carry of one adder is connected to the input carry of the next. This creates a ripple carry condition between the 4-bit adders so that when two or more 74HC283s are cascaded, the resulting adder is actually a combination look-ahead and ripple carry adder. The look-ahead carry operation is internal to each MSI adder and the ripple carry feature comes into play when there is a carry out of one of the adders to the next one.

#### SECTION 6-3 CHECKUP

1. The input bits to a full-adder are  $A = 1$  and  $B = 0$ . Determine  $C_g$  and  $C_p$ .
2. Determine the output carry of a full-adder when  $C_{in} = 1$ ,  $C_g = 0$ , and  $C_p = 1$ .

## 6-4 Comparators

The basic function of a **comparator** is to compare the magnitudes of two binary quantities to determine the relationship of those quantities. In its simplest form, a comparator circuit determines whether two numbers are equal.

After completing this section, you should be able to

- Use the exclusive-NOR gate as a basic comparator
- Analyze the internal logic of a magnitude comparator that has both equality and inequality outputs
- Apply the 74HC85 comparator to compare the magnitudes of two 4-bit numbers
- Cascade 74HC85s to expand a comparator to eight or more bits
- Use VHDL to describe a 4-bit magnitude comparator


## Equality

As you learned in Chapter 3, the exclusive-NOR gate can be used as a basic comparator because its output is a 0 if the two input bits are not equal and a 1 if the input bits are equal. Figure 6–18 shows the exclusive-NOR gate as a 2-bit comparator.



**FIGURE 6–18** Basic comparator operation.

In order to compare binary numbers containing two bits each, an additional exclusive-NOR gate is necessary. The two least significant bits (LSBs) of the two numbers are compared by gate  $G_1$ , and the two most significant bits (MSBs) are compared by gate  $G_2$ , as shown in Figure 6–19. If the two numbers are equal, their corresponding bits are the same, and the output of each exclusive-NOR gate is a 1. If the corresponding sets of bits are not equal, a 0 occurs on that exclusive-NOR gate output.



**Multisim** **FIGURE 6–19** Logic diagram for equality comparison of two 2-bit numbers. Open file F06-19 to verify operation.

In order to produce a single output indicating an equality or inequality of two numbers, an AND gate can be combined with XNOR gates, as shown in Figure 6–19. The output of each exclusive-NOR gate is applied to the AND gate input. When the two input bits for each exclusive-NOR are equal, the corresponding bits of the numbers are equal, producing a 1 on both inputs to the AND gate and thus a 1 on the output. When the two numbers are not equal, one or both sets of corresponding bits are unequal, and a 0 appears on at least one input to the AND gate to produce a 0 on its output. Thus, the output of the AND gate indicates equality (1) or inequality (0) of the two numbers. Example 6–5 illustrates this operation for two specific cases.


A comparator determines if two binary numbers are equal or unequal.

### EXAMPLE 6–5

Apply each of the following sets of binary numbers to the comparator inputs in Figure 6–20, and determine the output by following the logic levels through the circuit.

(a) 10 and 10

(b) 11 and 10



**FIGURE 6–20**

## Solution

- The output is 1 for inputs 10 and 10, as shown in Figure 6–20(a).
- The output is 0 for inputs 11 and 10, as shown in Figure 6–20(b).

## Related Problem

Repeat the process for binary inputs of 01 and 10.

As you know from Chapter 3, the basic comparator can be expanded to any number of bits. The AND gate sets the condition that all corresponding bits of the two numbers must be equal if the two numbers themselves are equal.

## Inequality

In addition to the equality output, fixed-function comparators can provide additional outputs that indicate which of the two binary numbers being compared is the larger. That is, there is an output that indicates when number  $A$  is greater than number  $B$  ( $A > B$ ) and an output that indicates when number  $A$  is less than number  $B$  ( $A < B$ ), as shown in the logic symbol for a 4-bit comparator in Figure 6–21.

To determine an inequality of binary numbers  $A$  and  $B$ , you first examine the highest-order bit in each number. The following conditions are possible:

- If  $A_3 = 1$  and  $B_3 = 0$ , number  $A$  is greater than number  $B$ .
- If  $A_3 = 0$  and  $B_3 = 1$ , number  $A$  is less than number  $B$ .
- If  $A_3 = B_3$ , then you must examine the next lower bit position for an inequality.

These three operations are valid for each bit position in the numbers. The general procedure used in a comparator is to check for an inequality in a bit position, starting with the highest-order bits (MSBs). When such an inequality is found, the relationship of the two numbers is established, and any other inequalities in lower-order bit positions must be ignored because it is possible for an opposite indication to occur; *the highest-order indication must take precedence*.

### EXAMPLE 6–6

Determine the  $A = B$ ,  $A > B$ , and  $A < B$  outputs for the input numbers shown on the comparator in Figure 6–22.




FIGURE 6–22

## Solution

The number on the  $A$  inputs is 0110 and the number on the  $B$  inputs is 0011. The  $A > B$  output is HIGH and the other outputs are LOW.

## Related Problem

What are the comparator outputs when  $A_3A_2A_1A_0 = 1001$  and  $B_3B_2B_1B_0 = 1010$ ?




FIGURE 6–21 Logic symbol for a 4-bit comparator with inequality indication.

## InfoNote


In a computer, the *cache* is a very fast intermediate memory between the central processing unit (CPU) and the slower main memory. The CPU requests data by sending out its *address* (unique location) in memory. Part of this address is called a *tag*. The *tag address comparator* compares the tag from the CPU with the tag from the cache directory. If the two agree, the addressed data is already in the cache and is retrieved very quickly. If the tags disagree, the data must be retrieved from the main memory at a much slower rate.

**EXAMPLE 6-7**

Use 74HC85 comparators to compare the magnitudes of two 8-bit numbers. Show the comparators with proper interconnections.

**Solution**

Two 74HC85s are required to compare two 8-bit numbers. They are connected as shown in Figure 6-25 in a cascaded arrangement.



**FIGURE 6-25** An 8-bit magnitude comparator using two 74HC85s.

**Related Problem**

Expand the circuit in Figure 6-25 to a 16-bit comparator.



Most CMOS devices contain protection circuitry to guard against damage from high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltages higher than maximum rated voltages. For proper operation, input and output voltages should be between ground and  $V_{CC}$ . Also, remember that unused inputs must always be connected to an appropriate logic level (ground or  $V_{CC}$ ). Unused outputs may be left open.

**SECTION 6-4 CHECKUP**

- The binary numbers  $A = 1011$  and  $B = 1010$  are applied to the inputs of a 74HC85. Determine the outputs.
- The binary numbers  $A = 11001011$  and  $B = 11010100$  are applied to the 8-bit comparator in Figure 6-25. Determine the states of the outputs on each comparator.

## 6-5 Decoders


A **decoder** is a digital circuit that detects the presence of a specified combination of bits (code) on its inputs and indicates the presence of that code by a specified output level. In its general form, a decoder has  $n$  input lines to handle  $n$  bits and from one to  $2^n$  output lines to indicate the presence of one or more  $n$ -bit combinations. In this section, three fixed-function IC decoders are introduced. The basic principles can be extended to other types of decoders.

After completing this section, you should be able to

- ◆ Define *decoder*
- ◆ Design a logic circuit to decode any combination of bits
- ◆ Describe the 74HC154 binary-to-decimal decoder
- ◆ Expand decoders to accommodate larger numbers of bits in a code
- ◆ Describe the 74HC42 BCD-to-decimal decoder
- ◆ Describe the 74HC47 BCD-to-7-segment decoder
- ◆ Discuss zero suppression in 7-segment displays
- ◆ Use VHDL to describe various types of decoders
- ◆ Apply decoders to specific applications

## The Basic Binary Decoder

Suppose you need to determine when a binary 1001 occurs on the inputs of a digital circuit. An AND gate can be used as the basic decoding element because it produces a HIGH output only when all of its inputs are HIGH. Therefore, you must make sure that all of the inputs to the AND gate are HIGH when the binary number 1001 occurs; this can be done by inverting the two middle bits (the 0s), as shown in Figure 6–26.



**FIGURE 6-26** Decoding logic for the binary code 1001 with an active-HIGH output.

The logic equation for the decoder of Figure 6–26(a) is developed as illustrated in Figure 6–26(b). You should verify that the output is 0 except when  $A_0 = 1$ ,  $A_1 = 0$ ,  $A_2 = 0$ , and  $A_3 = 1$  are applied to the inputs.  $A_0$  is the LSB and  $A_3$  is the MSB. In the representation of a binary number or other weighted code in this book, the LSB is the right-most bit in a horizontal arrangement and the topmost bit in a vertical arrangement, unless specified otherwise.

If a NAND gate is used in place of the AND gate in Figure 6–26, a LOW output will indicate the presence of the proper binary code, which is 1001 in this case.

### EXAMPLE 6-8


Determine the logic required to decode the binary number 1011 by producing a HIGH level on the output.

#### Solution

The decoding function can be formed by complementing only the variables that appear as 0 in the desired binary number, as follows:

$$X = A_3\bar{A}_2A_1A_0 \quad (1011)$$

This function can be implemented by connecting the true (uncomplemented) variables  $A_0$ ,  $A_1$ , and  $A_3$  directly to the inputs of an AND gate, and inverting the variable  $A_2$  before applying it to the AND gate input. The decoding logic is shown in Figure 6–27.



**FIGURE 6-27** Decoding logic for producing a HIGH output when 1011 is on the inputs.

### Related Problem

Develop the logic required to detect the binary code 10010 and produce an active-LOW output.

## The 4-Bit Decoder

In order to decode all possible combinations of four bits, sixteen decoding gates are required ( $2^4 = 16$ ). This type of decoder is commonly called either a *4-line-to-16-line decoder* because there are four inputs and sixteen outputs or a *1-of-16 decoder* because for any given code on the inputs, one of the sixteen outputs is activated. A list of the sixteen binary codes and their corresponding decoding functions is given in Table 6-4.


**TABLE 6-4**

Decoding functions and truth table for a 4-line-to-16-line (1-of-16) decoder with active-LOW outputs.

| Decimal Digit | Binary Inputs |       |       |       | Decoding Function                      | Outputs |   |   |   |   |   |   |   |   |   |    |    |    |    |    |
|---------------|---------------|-------|-------|-------|--|---------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|
|               | $A_3$         | $A_2$ | $A_1$ | $A_0$ |  | 0       | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
| 0             | 0             | 0     | 0     | 0     | $\bar{A}_3\bar{A}_2\bar{A}_1\bar{A}_0$ | 0       | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1  | 1  | 1  | 1  | 1  |
| 1             | 0             | 0     | 0     | 1     | $\bar{A}_3\bar{A}_2\bar{A}_1A_0$       | 1       | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1  | 1  | 1  | 1  | 1  |
| 2             | 0             | 0     | 1     | 0     | $\bar{A}_3\bar{A}_2A_1\bar{A}_0$       | 1       | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1  | 1  | 1  | 1  | 1  |
| 3             | 0             | 0     | 1     | 1     | $\bar{A}_3\bar{A}_2A_1A_0$             | 1       | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1  | 1  | 1  | 1  | 1  |
| 4             | 0             | 1     | 0     | 0     | $\bar{A}_3A_2\bar{A}_1\bar{A}_0$       | 1       | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1  | 1  | 1  | 1  | 1  |
| 5             | 0             | 1     | 0     | 1     | $\bar{A}_3A_2\bar{A}_1A_0$             | 1       | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1  | 1  | 1  | 1  | 1  |
| 6             | 0             | 1     | 1     | 0     | $\bar{A}_3A_2A_1\bar{A}_0$             | 1       | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1  | 1  | 1  | 1  | 1  |
| 7             | 0             | 1     | 1     | 1     | $\bar{A}_3A_2A_1A_0$                   | 1       | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1  | 1  | 1  | 1  | 1  |
| 8             | 1             | 0     | 0     | 0     | $A_3\bar{A}_2\bar{A}_1\bar{A}_0$       | 1       | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1  | 1  | 1  | 1  | 1  |
| 9             | 1             | 0     | 0     | 1     | $A_3\bar{A}_2\bar{A}_1A_0$             | 1       | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1  | 1  | 1  | 1  | 1  |
| 10            | 1             | 0     | 1     | 0     | $A_3\bar{A}_2A_1\bar{A}_0$             | 1       | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0  | 1  | 1  | 1  | 1  |
| 11            | 1             | 0     | 1     | 1     | $A_3\bar{A}_2A_1A_0$                   | 1       | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1  | 0  | 1  | 1  | 1  |
| 12            | 1             | 1     | 0     | 0     | $A_3A_2\bar{A}_1\bar{A}_0$             | 1       | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1  | 1  | 0  | 1  | 1  |
| 13            | 1             | 1     | 0     | 1     | $A_3A_2\bar{A}_1A_0$                   | 1       | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1  | 1  | 1  | 0  | 1  |
| 14            | 1             | 1     | 1     | 0     | $A_3A_2A_1\bar{A}_0$                   | 1       | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1  | 1  | 1  | 0  | 1  |
| 15            | 1             | 1     | 1     | 1     | $A_3A_2A_1A_0$                         | 1       | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1  | 1  | 1  | 1  | 0  |


If an active-LOW output is required for each decoded number, the entire decoder can be implemented with NAND gates and inverters. In order to decode each of the sixteen binary codes, sixteen NAND gates are required (AND gates can be used to produce active-HIGH outputs).

A logic symbol for a 4-line-to-16-line (1-of-16) decoder with active-LOW outputs is shown in Figure 6-28. The BIN/DEC label indicates that a binary input makes the corresponding decimal output active. The input labels 8, 4, 2, and 1 represent the binary weights of the input bits ( $2^3 2^2 2^1 2^0$ ).




**FIGURE 6-28** Logic symbol for a 4-line-to-16-line (1-of-16) decoder. Open file F06-28 to verify operation.

## IMPLEMENTATION: 1-OF-16 DECODER



**Fixed-Function Device** The 74HC154 is a good example of a fixed-function IC decoder. The logic symbol is shown in Figure 6-29. There is an enable function (*EN*) provided on this device, which is implemented with a NOR gate used as a negative-AND. A LOW level on each chip select input,  $\overline{CS}_1$  and  $\overline{CS}_2$ , is required in order to make the enable gate output (*EN*) HIGH. The enable gate output is connected to an input of *each* NAND gate in the decoder, so it must be HIGH for the NAND gates to be enabled. If the enable gate is not activated by a LOW on both inputs, then all sixteen decoder outputs (*OUT*) will be HIGH regardless of the states of the four input variables,  $A_0$ ,  $A_1$ ,  $A_2$ , and  $A_3$ .



**FIGURE 6-29** The 74HC154 1-of-16 decoder.




FIGURE 6–30 A 5-bit decoder using 74HC154s.

**Related Problem**

Determine the output in Figure 6–30 that is activated for the binary input 10110.

**The BCD-to-Decimal Decoder**

The BCD-to-decimal decoder converts each BCD code (8421 code) into one of ten possible decimal digit indications. It is frequently referred to as a *4-line-to-10-line decoder* or a *1-of-10 decoder*.

The method of implementation is the same as for the 1-of-16 decoder previously discussed, except that only ten decoding gates are required because the BCD code represents only the ten decimal digits 0 through 9. A list of the ten BCD codes and their corresponding decoding functions is given in Table 6–5. Each of these decoding functions is implemented with NAND gates to provide active-LOW outputs. If an active-HIGH output is required, AND gates are used for decoding. The logic is identical to that of the first ten decoding gates in the 1-of-16 decoder (see Table 6–4).

**TABLE 6–5**


BCD decoding functions.

| Decimal Digit | $A_3$ | $A_2$ | $A_1$ | $A_0$ | Decoding Function                               |
|---------------|-------|-------|-------|-------|---|
| 0             | 0     | 0     | 0     | 0     | $\overline{A}_3\overline{A}_2A_1\overline{A}_0$ |
| 1             | 0     | 0     | 0     | 1     | $\overline{A}_3\overline{A}_2\overline{A}_1A_0$ |
| 2             | 0     | 0     | 1     | 0     | $\overline{A}_3\overline{A}_2A_1\overline{A}_0$ |
| 3             | 0     | 0     | 1     | 1     | $\overline{A}_3\overline{A}_2A_1A_0$            |
| 4             | 0     | 1     | 0     | 0     | $\overline{A}_3A_2\overline{A}_1\overline{A}_0$ |
| 5             | 0     | 1     | 0     | 1     | $\overline{A}_3A_2A_1\overline{A}_0$            |
| 6             | 0     | 1     | 1     | 0     | $\overline{A}_3A_2A_1\overline{A}_0$            |
| 7             | 0     | 1     | 1     | 1     | $\overline{A}_3A_2A_1A_0$                       |
| 8             | 1     | 0     | 0     | 0     | $A_3\overline{A}_2\overline{A}_1\overline{A}_0$ |
| 9             | 1     | 0     | 0     | 1     | $A_3\overline{A}_2\overline{A}_1A_0$            |

## IMPLEMENTATION: BCD-TO-DECIMAL DECODER



**Fixed-Function Device** The 74HC42 is a fixed-function IC decoder with four BCD inputs and ten active-LOW decimal outputs. The logic symbol is shown in Figure 6–31.



**FIGURE 6–31** The 74HC42 BCD-to-decimal decoder.

**Programmable Logic Device (PLD)** The logic of the BCD-to-decimal decoder is similar to the 1-of-16 decoder except simpler. In this case, there are ten gates and four inverters instead of sixteen gates and four inverters. This decoder does not have an enable function. Using the data flow approach, the VHDL program code for the 1-of-16 decoder can be simplified to implement the BCD-to-decimal decoder.



```

entity BCDdecoder is
    port (A0, A1, A2, A3: in bit; OUT0, OUT1, OUT2, OUT3,
          OUT4, OUT5, OUT6, OUT7, OUT8, OUT9: out bit);
end entity BCDdecoder;

architecture LogicOperation of BCDdecoder is
begin
    OUT0 <= not(not A0 and not A1 and not A2 and not A3);
    OUT1 <= not(A0 and not A1 and not A2 and not A3);
    OUT2 <= not(not A0 and A1 and not A2 and not A3);
    OUT3 <= not(A0 and A1 and not A2 and not A3);
    OUT4 <= not(not A0 and not A1 and A2 and not A3);
    OUT5 <= not(A0 and not A1 and A2 and not A3);
    OUT6 <= not(not A0 and A1 and A2 and not A3);
    OUT7 <= not(A0 and A1 and A2 and not A3);
    OUT8 <= not(not A0 and not A1 and not A2 and A3);
    OUT9 <= not(A0 and not A1 and not A2 and A3);
end architecture LogicOperation;

```

Inputs and outputs declared

Boolean expressions for the ten outputs

### EXAMPLE 6–10

If the input waveforms in Figure 6–32(a) are applied to the inputs of the 74HC42, show the output waveforms.




FIGURE 6–32

**Solution**


The output waveforms are shown in Figure 6–32(b). As you can see, the inputs are sequenced through the BCD for digits 0 through 9. The output waveforms in the timing diagram indicate that sequence on the decimal-value outputs.

**Related Problem**

Construct a timing diagram showing input and output waveforms for the case where the BCD inputs sequence through the decimal numbers as follows: 0, 2, 4, 6, 8, 1, 3, 5, and 9.

**The BCD-to-7-Segment Decoder**

The BCD-to-7-segment decoder accepts the BCD code on its inputs and provides outputs to drive 7-segment display devices to produce a decimal readout. The logic diagram for a basic 7-segment decoder is shown in Figure 6–33.



## IMPLEMENTATION: BCD-TO-7-SEGMENT DECODER/DRIVER



**Fixed-Function Device** The 74HC47 is an example of an IC device that decodes a BCD input and drives a 7-segment display. In addition to its decoding and segment drive capability, the 74HC47 has several additional features as indicated by the  $\overline{LT}$ ,  $\overline{RBI}$ ,  $\overline{BI}/\overline{RBO}$  functions in the logic symbol of Figure 6–34. As indicated by the bubbles on the logic symbol, all of the outputs ( $a$  through  $g$ ) are active-LOW as are the  $\overline{LT}$  (lamp test),  $\overline{RBI}$  (ripple blanking input), and  $\overline{BI}/\overline{RBO}$  (blanking input/ripple blanking output) functions. The outputs can drive a common-anode 7-segment display directly. Recall that 7-segment displays were discussed in Chapter 4. In addition to decoding a BCD input and producing the appropriate 7-segment outputs, the 74HC47 has lamp test and zero suppression capability.




FIGURE 6-34 The 74HC47 BCD-to-7-segment decoder/driver.

**Lamp Test** When a LOW is applied to the  $\overline{LT}$  input and the  $\overline{BI}/\overline{RBO}$  is HIGH, all of the seven segments in the display are turned on. Lamp test is used to verify that no segments are burned out.

**Zero Suppression** Zero suppression is a feature used for multidigit displays to blank out unnecessary zeros. For example, in a 6-digit display the number 6.4 may be displayed as 006.400 if the zeros are not blanked out. Blanking the zeros at the front of a number is called *leading zero suppression* and blanking the zeros at the back of the number is called *trailing zero suppression*. Keep in mind that only nonessential zeros are blanked. With zero suppression, the number 030.080 will be displayed as 30.08 (the essential zeros remain).

Zero suppression in the 74HC47 is accomplished using the  $\overline{RBI}$  and  $\overline{BI}/\overline{RBO}$  functions.  $\overline{RBI}$  is the ripple blanking input and  $\overline{RBO}$  is the ripple blanking output on the 74HC47; these are used for zero suppression.  $\overline{BI}$  is the blanking input that shares the same pin with  $\overline{RBO}$ ; in other words, the  $\overline{BI}/\overline{RBO}$  pin can be used as an input or an output. When used as a  $\overline{BI}$  (blanking input), all segment outputs are HIGH (nonactive) when  $\overline{BI}$  is LOW, which overrides all other inputs. The  $\overline{BI}$  function is not part of the zero suppression capability of the device.


All of the segment outputs of the decoder are nonactive (HIGH) if a zero code (0000) is on its BCD inputs and if its  $\overline{RBI}$  is LOW. This causes the display to be blank and produces a LOW  $\overline{RBO}$ .

**Programmable Logic Device (PLD)** The VHDL program code is the same as for the 74HC42 BCD-to-decimal decoder, except the 74HC47 has fewer outputs.


### Zero Suppression for a 4-Digit Display

Zero suppression results in leading or trailing zeros in a number not showing on a display.

The logic diagram in Figure 6–35(a) illustrates leading zero suppression for a whole number. The highest-order digit position (left-most) is always blanked if a zero code is on its BCD inputs because the  $\overline{RBI}$  of the most-significant decoder is made LOW by connecting it to ground. The  $\overline{RBO}$  of each decoder is connected to the  $\overline{RBI}$  of the next lowest-order decoder so that all zeros to the left of the first nonzero digit are blanked. For example, in part (a) of the figure the two highest-order digits are zeros and therefore are blanked. The remaining two digits, 3 and 0 are displayed.



(a) Illustration of leading zero suppression



(b) Illustration of trailing zero suppression

**FIGURE 6–35** Examples of zero suppression using a BCD-to-7-segment decoder/driver.

The logic diagram in Figure 6–35(b) illustrates trailing zero suppression for a fractional number. The lowest-order digit (right-most) is always blanked if a zero code is on its BCD inputs because the  $\overline{RBI}$  is connected to ground. The  $\overline{RBO}$  of each decoder is connected to the  $\overline{RBI}$  of the next highest-order decoder so that all zeros to the right of the first nonzero digit are blanked. In part (b) of the figure, the two lowest-order digits are zeros and therefore are blanked. The remaining two digits, 5 and 7 are displayed. To combine both leading and trailing zero suppression in one display and to have decimal point capability, additional logic is required.

## 6-6 Encoders

An **encoder** is a combinational logic circuit that essentially performs a “reverse” decoder function. An encoder accepts an active level on one of its inputs representing a digit, such as a decimal or octal digit, and converts it to a coded output, such as BCD or binary. Encoders can also be devised to encode various symbols and alphabetic characters. The process of converting from familiar symbols or numbers to a coded format is called *encoding*.

After completing this section, you should be able to

- ◆ Determine the logic for a decimal-to-BCD encoder
- ◆ Explain the purpose of the priority feature in encoders
- ◆ Describe the 74HC147 decimal-to-BCD priority encoder
- ◆ Use VHDL to describe a decimal-to-BCD encoder
- ◆ Apply the encoder to a specific application

### The Decimal-to-BCD Encoder

This type of encoder has ten inputs—one for each decimal digit—and four outputs corresponding to the BCD code, as shown in Figure 6–36. This is a basic 10-line-to-4-line encoder.




FIGURE 6–36 Logic symbol for a decimal-to-BCD encoder.

The BCD (8421) code is listed in Table 6–6. From this table you can determine the relationship between each BCD bit and the decimal digits in order to analyze the logic. For instance, the most significant bit of the BCD code,  $A_3$ , is always a 1 for decimal digit 8 or 9. An OR expression for bit  $A_3$  in terms of the decimal digits can therefore be written as

$$A_3 = 8 + 9$$

**TABLE 6-6**

| Decimal Digit | $A_3$ | $A_2$ | $A_1$ | $A_0$ |
|---------------|-------|-------|-------|-------|
| 0             | 0     | 0     | 0     | 0     |
| 1             | 0     | 0     | 0     | 1     |
| 2             | 0     | 0     | 1     | 0     |
| 3             | 0     | 0     | 1     | 1     |
| 4             | 0     | 1     | 0     | 0     |
| 5             | 0     | 1     | 0     | 1     |
| 6             | 0     | 1     | 1     | 0     |
| 7             | 0     | 1     | 1     | 1     |
| 8             | 1     | 0     | 0     | 0     |
| 9             | 1     | 0     | 0     | 1     |

**InfoNote**

An *assembler* can be thought of as a software encoder because it interprets the mnemonic instructions with which a program is written and carries out the applicable encoding to convert each mnemonic to a machine code instruction (series of 1s and 0s) that the processor can understand. Examples of mnemonic instructions for a processor are ADD, MOV (move data), MUL (multiply), XOR, JMP (jump), and OUT (output to a port).

Bit  $A_2$  is always a 1 for decimal digit 4, 5, 6 or 7 and can be expressed as an OR function as follows:

$$A_2 = 4 + 5 + 6 + 7$$


Bit  $A_1$  is always a 1 for decimal digit 2, 3, 6, or 7 and can be expressed as

$$A_1 = 2 + 3 + 6 + 7$$

Finally,  $A_0$  is always a 1 for decimal digit 1, 3, 5, 7, or 9. The expression for  $A_0$  is

$$A_0 = 1 + 3 + 5 + 7 + 9$$

Now let's implement the logic circuitry required for encoding each decimal digit to a BCD code by using the logic expressions just developed. It is simply a matter of ORing the appropriate decimal digit input lines to form each BCD output. The basic encoder logic resulting from these expressions is shown in Figure 6-37.




**FIGURE 6-37** Basic logic diagram of a decimal-to-BCD encoder. A 0-digit input is not needed because the BCD outputs are all LOW when there are no HIGH inputs.

The basic operation of the circuit in Figure 6-37 is as follows: When a HIGH appears on *one* of the decimal digit input lines, the appropriate levels occur on the four BCD output lines. For instance, if input line 9 is HIGH (assuming all other input lines are LOW), this condition will produce a HIGH on outputs  $A_0$  and  $A_3$  and LOWs on outputs  $A_1$  and  $A_2$ , which is the BCD code (1001) for decimal 9.


### The Decimal-to-BCD Priority Encoder

This type of encoder performs the same basic encoding function as previously discussed. A **priority encoder** also offers additional flexibility in that it can be used in applications that require priority detection. The priority function means that the encoder will produce a BCD output corresponding to the *highest-order decimal digit* input that is active and will ignore any other lower-order active inputs. For instance, if the 6 and the 3 inputs are both active, the BCD output is 0110 (which represents decimal 6).

## IMPLEMENTATION: DECIMAL-TO-BCD ENCODER



**Fixed-Function Device** The 74HC147 is a priority encoder with active-LOW inputs (0) for decimal digits 1 through 9 and active-LOW BCD outputs as indicated in the logic symbol in Figure 6–38. A BCD zero output is represented when none of the inputs is active. The device pin numbers are in parentheses.



**FIGURE 6-38** The 74HC147 decimal-to-BCD encoder (HPRI means highest value input has priority).

**Programmable Logic Device (PLD)** The logic of the decimal-to-BCD encoder shown in Figure 6–38 can be described in VHDL for implementation in a PLD. The data flow approach is used in this case.



```
entity DecBCDencoder is
  port (D1, D2, D3, D4, D5, D6, D7, D8, D9: in bit;
        A0, A1, A2, A3: out bit);
end entity DecBCDencoder;
architecture LogicFunction of DecBCDencoder is
begin
  A0 <= (D1 or D3 or D5 or D7 or D9); } Inputs and outputs declared
  A1 <= (D2 or D3 or D6 or D7);
  A2 <= (D4 or D5 or D6 or D7);
  A3 <= (D8 or D9); } Boolean expressions for the
end architecture LogicFunction; four BCD outputs
```

### EXAMPLE 6-11

If LOW levels appear on pins 1, 4, and 13 of the 74HC147 shown in Figure 6–38, indicate the state of the four outputs. All other inputs are HIGH.

#### Solution

Pin 4 is the highest-order decimal input having a LOW level and represents decimal 7. Therefore, the output levels indicate the BCD code for decimal 7 where  $\bar{A}_0$  is the LSB and  $\bar{A}_3$  is the MSB. Output  $\bar{A}_0$  is LOW,  $\bar{A}_1$  is LOW,  $\bar{A}_2$  is LOW, and  $\bar{A}_3$  is HIGH.

#### Related Problem

What are the outputs of the 74HC147 if all its inputs are LOW? If all its inputs are HIGH?

## 6-7 Code Converters

In this section, we will examine some methods of using combinational logic circuits to convert from one code to another.

After completing this section, you should be able to

- ◆ Explain the process for converting BCD to binary
- ◆ Use exclusive-OR gates for conversions between binary and Gray codes

### BCD-to-Binary Conversion

One method of BCD-to-binary code conversion uses adder circuits. The basic conversion process is as follows:

1. The value, or weight, of each bit in the BCD number is represented by a binary number.
2. All of the binary representations of the weights of bits that are 1s in the BCD number are added.
3. The result of this addition is the binary equivalent of the BCD number.

A more concise statement of this operation is

The binary numbers representing the weights of the BCD bits are summed to produce the total binary number.

Let's examine an 8-bit BCD code (one that represents a 2-digit decimal number) to understand the relationship between BCD and binary. For instance, you already know that the decimal number 87 can be expressed in BCD as

$$\begin{array}{r} \underline{1000} \quad \underline{0111} \\ 8 \qquad \qquad 7 \end{array}$$

The left-most 4-bit group represents 80, and the right-most 4-bit group represents 7. That is, the left-most group has a weight of 10, and the right-most group has a weight of 1. Within each group, the binary weight of each bit is as follows:

|                  | Tens Digit |       |       |       | Units Digit |       |       |       |
|------------------|------------|-------|-------|-------|-------------|-------|-------|-------|
| Weight:          | 80         | 40    | 20    | 10    | 8           | 4     | 2     | 1     |
| Bit designation: | $B_3$      | $B_2$ | $B_1$ | $B_0$ | $A_3$       | $A_2$ | $A_1$ | $A_0$ |

The binary equivalent of each BCD bit is a binary number representing the weight of that bit within the total BCD number. This representation is given in Table 6-7.

**TABLE 6-7**

Binary representations of BCD bit weights.

| BCD Bit | BCD Weight | (MSB) |    | Binary Representation |   |   |   | (LSB) |  |
|---------|------------|-------|----|-----------------------|---|---|---|-------|--|
|         |            | 64    | 32 | 16                    | 8 | 4 | 2 | 1     |  |
| $A_0$   | 1          | 0     | 0  | 0                     | 0 | 0 | 0 | 1     |  |
| $A_1$   | 2          | 0     | 0  | 0                     | 0 | 0 | 1 | 0     |  |
| $A_2$   | 4          | 0     | 0  | 0                     | 0 | 1 | 0 | 0     |  |
| $A_3$   | 8          | 0     | 0  | 0                     | 1 | 0 | 0 | 0     |  |
| $B_0$   | 10         | 0     | 0  | 0                     | 1 | 0 | 1 | 0     |  |
| $B_1$   | 20         | 0     | 0  | 1                     | 0 | 1 | 0 | 0     |  |
| $B_2$   | 40         | 0     | 1  | 0                     | 1 | 0 | 0 | 0     |  |
| $B_3$   | 80         | 1     | 0  | 1                     | 0 | 0 | 0 | 0     |  |



If the binary representations for the weights of all the 1s in the BCD number are added, the result is the binary number that corresponds to the BCD number. Example 6–12 illustrates this.

**EXAMPLE 6–12**

Convert the BCD numbers 00100111 (decimal 27) and 10011000 (decimal 98) to binary.

**Solution**

Write the binary representations of the weights of all 1s appearing in the numbers, and then add them together.



**Related Problem**

Show the process of converting 01000001 in BCD to binary.


**Multisim** Open file EX06-12 and run the simulation to observe the operation of a BCD-to-binary logic circuit.

### Binary-to-Gray and Gray-to-Binary Conversion

The basic process for Gray-binary conversions was covered in Chapter 2. Exclusive-OR gates can be used for these conversions. Programmable logic devices (PLDs) can also be programmed for these code conversions. Figure 6–40 shows a 4-bit binary-to-Gray code converter, and Figure 6–41 illustrates a 4-bit Gray-to-binary converter.



**FIGURE 6–40** Four-bit binary-to-Gray conversion logic. Open file F06-40 to verify operation.




**FIGURE 6–41** Four-bit Gray-to-binary conversion logic. Open file F06-41 to verify operation.

**EXAMPLE 6-13**

- (a) Convert the binary number 0101 to Gray code with exclusive-OR gates.  
 (b) Convert the Gray code 1011 to binary with exclusive-OR gates.

**Solution**

- (a)  $0101_2$  is  $0111$  Gray. See Figure 6-42(a).  
 (b)  $1011$  Gray is  $1101_2$ . See Figure 6-42(b).

**FIGURE 6-42****Related Problem**

How many exclusive-OR gates are required to convert 8-bit binary to Gray?

**SECTION 6-7 CHECKUP**

- Convert the BCD number 10000101 to binary.
- Draw the logic diagram for converting an 8-bit binary number to Gray code.

## 6-8 Multiplexers (Data Selectors)


A **multiplexer (MUX)** is a device that allows digital information from several sources to be routed onto a single line for transmission over that line to a common destination. The basic multiplexer has several data-input lines and a single output line. It also has data-select inputs, which permit digital data on any one of the inputs to be switched to the output line. Multiplexers are also known as data selectors.

After completing this section, you should be able to

- Explain the basic operation of a multiplexer
- Describe the 74HC153 and the 74HC151 multiplexers
- Expand a multiplexer to handle more data inputs
- Use the multiplexer as a logic function generator
- Use VHDL to describe 4-input and 8-input multiplexers

A logic symbol for a 4-input multiplexer (MUX) is shown in Figure 6-43. Notice that there are two data-select lines because with two select bits, any one of the four data-input lines can be selected.

**In a multiplexer, data are switched from several lines to one line.**

**FIGURE 6–43** Logic symbol for a 1-of-4 data selector/multiplexer.

In Figure 6–43, a 2-bit code on the data-select ( $S$ ) inputs will allow the data on the selected data input to pass through to the data output. If a binary 0 ( $S_1 = 0$  and  $S_0 = 0$ ) is applied to the data-select lines, the data on input  $D_0$  appear on the data-output line. If a binary 1 ( $S_1 = 0$  and  $S_0 = 1$ ) is applied to the data-select lines, the data on input  $D_1$  appear on the data output. If a binary 2 ( $S_1 = 1$  and  $S_0 = 0$ ) is applied, the data on  $D_2$  appear on the output. If a binary 3 ( $S_1 = 1$  and  $S_0 = 1$ ) is applied, the data on  $D_3$  are switched to the output line. A summary of this operation is given in Table 6–8.

**TABLE 6–8**  
Data selection for a 1-of-4-multiplexer.

| Data-Select Inputs |       |                |
|--------------------|-------|----------------|
| $S_1$              | $S_0$ | Input Selected |
| 0                  | 0     | $D_0$          |
| 0                  | 1     | $D_1$          |
| 1                  | 0     | $D_2$          |
| 1                  | 1     | $D_3$          |

### InfoNote

A *bus* is a multiple conductor pathway along which electrical signals are sent from one part of a computer to another. In computer networks, a *shared bus* is one that is connected to all the microprocessors in the system in order to exchange data. A shared bus may contain memory and input/output devices that can be accessed by all the microprocessors in the system. Access to the shared bus is controlled by a *bus arbiter* (a multiplexer of sorts) that allows only one microprocessor at a time to use the system's shared bus.

Now let's look at the logic circuitry required to perform this multiplexing operation. The data output is equal to the state of the *selected* data input. You can therefore, derive a logic expression for the output in terms of the data input and the select inputs.

The data output is equal to  $D_0$  only if  $S_1 = 0$  and  $S_0 = 0$ :  $Y = D_0\bar{S}_1\bar{S}_0$ .

The data output is equal to  $D_1$  only if  $S_1 = 0$  and  $S_0 = 1$ :  $Y = D_1\bar{S}_1S_0$ .


The data output is equal to  $D_2$  only if  $S_1 = 1$  and  $S_0 = 0$ :  $Y = D_2S_1\bar{S}_0$ .

The data output is equal to  $D_3$  only if  $S_1 = 1$  and  $S_0 = 1$ :  $Y = D_3S_1S_0$ .

When these terms are ORed, the total expression for the data output is

$$Y = D_0\bar{S}_1\bar{S}_0 + D_1\bar{S}_1S_0 + D_2S_1\bar{S}_0 + D_3S_1S_0$$

The implementation of this equation requires four 3-input AND gates, a 4-input OR gate, and two inverters to generate the complements of  $S_1$  and  $S_0$ , as shown in Figure 6–44. Because data can be selected from any one of the input lines, this circuit is also referred to as a *data selector*.




**FIGURE 6-44** Logic diagram for a 4-input multiplexer. Open file F06-44 to verify operation.

MultiSim

#### EXAMPLE 6-14

The data-input and data-select waveforms in Figure 6-45(a) are applied to the multiplexer in Figure 6-44. Determine the output waveform in relation to the inputs.



**FIGURE 6-45**


#### Solution

The binary state of the data-select inputs during each interval determines which data input is selected. Notice that the data-select inputs go through a repetitive binary sequence 00, 01, 10, 11, 00, 01, 10, 11, and so on. The resulting output waveform is shown in Figure 6-45(b).

#### Related Problem

Construct a timing diagram showing all inputs and the output if the  $S_0$  and  $S_1$  waveforms in Figure 6-45 are interchanged.

## IMPLEMENTATION: EIGHT-INPUT DATA SELECTOR/MUX



**Fixed-Function Device** The 74HC151 has eight data inputs ( $D_0-D_7$ ) and, therefore, three data-select or address input lines ( $S_0-S_2$ ). Three bits are required to select any one of the eight data inputs ( $2^3 = 8$ ). A LOW on the *Enable* input allows the selected input data to pass through to the output. Notice that the data output and its complement are both available. The pin diagram is shown in Figure 6-47(a), and the ANSI/IEEE logic symbol is shown in part (b). In this case there is no need for a common control block on the logic symbol because there is only one multiplexer to be controlled, not two as in the 74HC153. The  $G_7^0$  label within the logic symbol indicates the AND relationship between the data-select inputs and each of the data inputs 0 through 7.




FIGURE 6-47 The 74HC151 eight-input data selector/multiplexer.

**Programmable Logic Device (PLD)** The logic for the eight-input multiplexer is implemented by first writing the VHDL code. For the 74HC151, eight 5-input AND gates, one 8-input OR gate, and four inverters are required.



Internal signals (outputs of AND gates) declared

```
entity EightInputMUX is
  port (S0, S1, S2, D0, D1, D2, D3, D4, D5, D6, D7,
        EN: in bit; Y: inout bit; YI: out bit); } Inputs and outputs declared
end entity EightInputMUX;


architecture LogicOperation of EightInputMUX is
  signal AND0, AND1, AND2, AND3, AND4, AND5, AND6, AND7: bit;
  begin
    AND0 <= not S0 and not S1 and not S2 and D0 and not EN;
    AND1 <= S0 and not S1 and not S2 and D1 and not EN;
    AND2 <= not S0 and S1 and not S2 and D2 and not EN;
    AND3 <= S0 and S1 and not S2 and D3 and not EN;
    AND4 <= not S0 and not S1 and S2 and D4 and not EN;
    AND5 <= S0 and not S1 and S2 and D5 and not EN;
    AND6 <= not S0 and S1 and S2 and D6 and not EN;
    AND7 <= S0 and S1 and S2 and D7 and not EN; } Boolean expressions for internal AND gate outputs
    Y <= AND0 or AND1 or AND2 or AND3 or AND4 or AND5 or AND6 or AND7;
    YI <= not Y;
end architecture LogicOperation;
```

**EXAMPLE 6-15**

Use 74HC151s and any other logic necessary to multiplex 16 data lines onto a single data-output line.

**Solution**

An expansion of two 74HC151s is shown in Figure 6-48. Four bits are required to select one of 16 data inputs ( $2^4 = 16$ ). In this application the  $\overline{Enable}$  input is used as the most significant data-select bit. When the MSB in the data-select code is LOW, the left 74HC151 is enabled, and one of the data inputs ( $D_0$  through  $D_7$ ) is selected by the other three data-select bits. When the data-select MSB is HIGH, the right 74HC151 is enabled, and one of the data inputs ( $D_8$  through  $D_{15}$ ) is selected. The selected input data are then passed through to the negative-OR gate and onto the single output line.



**FIGURE 6-48** A 16-input multiplexer.

**Related Problem**

Determine the codes on the select inputs required to select each of the following data inputs:  $D_0$ ,  $D_4$ ,  $D_8$ , and  $D_{13}$ .

**Applications****A 7-Segment Display Multiplexer**

Figure 6-49 shows a simplified method of multiplexing BCD numbers to a 7-segment display. In this example, 2-digit numbers are displayed on the 7-segment readout by the use of a single BCD-to-7-segment decoder. This basic method of display multiplexing can be extended to displays with any number of digits. The 74HC157 is a quad 2-input multiplexer.

The basic operation is as follows. Two BCD digits ( $A_3A_2A_1A_0$  and  $B_3B_2B_1B_0$ ) are applied to the multiplexer inputs. A square wave is applied to the data-select line, and when it is LOW, the  $A$  bits ( $A_3A_2A_1A_0$ ) are passed through to the inputs of the 74HC47 BCD-to-7-segment decoder. The LOW on the data-select also puts a LOW on the  $A_1$  input of the 74HC139 2-line-to-4-line decoder, thus activating its 0 output and enabling the  $A$ -digit display by effectively connecting its common terminal to ground. The  $A$  digit is now *on* and the  $B$  digit is *off*.

**EXAMPLE 6-16**


Implement the logic function specified in Table 6-9 by using a 74HC151 8-input data selector/multiplexer. Compare this method with a discrete logic gate implementation.

**TABLE 6-9**

| Inputs |       |       | Output |
|--------|-------|-------|--------|
| $A_2$  | $A_1$ | $A_0$ | $Y$    |
| 0      | 0     | 0     | 0      |
| 0      | 0     | 1     | 1      |
| 0      | 1     | 0     | 0      |
| 0      | 1     | 1     | 1      |
| 1      | 0     | 0     | 0      |
| 1      | 0     | 1     | 1      |
| 1      | 1     | 0     | 1      |
| 1      | 1     | 1     | 0      |

**Solution**

Notice from the truth table that  $Y$  is a 1 for the following input variable combinations: 001, 011, 101, and 110. For all other combinations,  $Y$  is 0. For this function to be implemented with the data selector, the data input selected by each of the above-mentioned combinations must be connected to a HIGH (5 V). All the other data inputs must be connected to a LOW (ground), as shown in Figure 6-50.



**FIGURE 6-50** Data selector/multiplexer connected as a 3-variable logic function generator.

The implementation of this function with logic gates would require four 3-input AND gates, one 4-input OR gate, and three inverters unless the expression can be simplified.

**Related Problem**

Use the 74HC151 to implement the following expression:

$$Y = \overline{A}_2\overline{A}_1\overline{A}_0 + A_2\overline{A}_1\overline{A}_0 + \overline{A}_2A_1\overline{A}_0$$

Example 6–16 illustrated how the 8-input data selector can be used as a logic function generator for three variables. Actually, this device can be also used as a 4-variable logic function generator by the utilization of one of the bits ( $A_0$ ) in conjunction with the data inputs.

A 4-variable truth table has sixteen combinations of input variables. When an 8-bit data selector is used, each input is selected twice: the first time when  $A_0$  is 0 and the second time when  $A_0$  is 1. With this in mind, the following rules can be applied ( $Y$  is the output, and  $A_0$  is the least significant bit):

1. If  $Y = 0$  both times a given data input is selected by a certain combination of the input variables,  $A_3A_2A_1$ , connect that data input to ground (0).
2. If  $Y = 1$  both times a given data input is selected by a certain combination of the input variables,  $A_3A_2A_1$ , connect the data input to  $+V(1)$ .
3. If  $Y$  is different the two times a given data input is selected by a certain combination of the input variables,  $A_3A_2A_1$ , and if  $Y = A_0$ , connect that data input to  $A_0$ .
4. If  $Y$  is different the two times a given data input is selected by a certain combination of the input variables,  $A_3A_2A_1$ , and if  $Y = \overline{A}_0$ , connect that data input to  $\overline{A}_0$ .

#### EXAMPLE 6-17

Implement the logic function in Table 6–10 by using a 74HC151 8-input data selector/multiplexer. Compare this method with a discrete logic gate implementation.


**TABLE 6-10**

| Decimal Digit | Inputs |       |       |       | Output |
|---------------|--------|-------|-------|-------|--------|
|               | $A_3$  | $A_2$ | $A_1$ | $A_0$ | $Y$    |
| 0             | 0      | 0     | 0     | 0     | 0      |
| 1             | 0      | 0     | 0     | 1     | 1      |
| 2             | 0      | 0     | 1     | 0     | 1      |
| 3             | 0      | 0     | 1     | 1     | 0      |
| 4             | 0      | 1     | 0     | 0     | 0      |
| 5             | 0      | 1     | 0     | 1     | 1      |
| 6             | 0      | 1     | 1     | 0     | 1      |
| 7             | 0      | 1     | 1     | 1     | 1      |
| 8             | 1      | 0     | 0     | 0     | 1      |
| 9             | 1      | 0     | 0     | 1     | 0      |
| 10            | 1      | 0     | 1     | 0     | 1      |
| 11            | 1      | 0     | 1     | 1     | 0      |
| 12            | 1      | 1     | 0     | 0     | 1      |
| 13            | 1      | 1     | 0     | 1     | 1      |
| 14            | 1      | 1     | 1     | 0     | 0      |
| 15            | 1      | 1     | 1     | 1     | 1      |

#### Solution

The data-select inputs are  $A_3A_2A_1$ . In the first row of the table,  $A_3A_2A_1 = 000$  and  $Y = A_0$ . In the second row, where  $A_3A_2A_1$  again is 000,  $Y = A_0$ . Thus,  $A_0$  is connected to the 0 input. In the third row of the table,  $A_3A_2A_1 = 001$  and  $Y = \overline{A}_0$ . Also, in the fourth row, when  $A_3A_2A_1$  again is 001,  $Y = \overline{A}_0$ . Thus,  $A_0$  is inverted and connected to the 1 input. This analysis is continued until each input is properly connected according to the specified rules. The implementation is shown in Figure 6–51.

If implemented with logic gates, the function would require as many as ten 4-input AND gates, one 10-input OR gate, and four inverters, although possible simplification would reduce this requirement.



**FIGURE 6–51** Data selector/multiplexer connected as a 4-variable logic function generator.

### Related Problem

In Table 6–10, if  $Y = 0$  when the inputs are all zeros and is alternately a 1 and a 0 for the remaining rows in the table, use a 74HC151 to implement the resulting logic function.

### SECTION 6–8 CHECKUP

- In Figure 6–44,  $D_0 = 1$ ,  $D_1 = 0$ ,  $D_2 = 1$ ,  $D_3 = 0$ ,  $S_0 = 1$ , and  $S_1 = 0$ . What is the output?
- Identify each device.
  - 74HC153
  - 74HC151
- A 74HC151 has alternating LOW and HIGH levels on its data inputs beginning with  $D_0 = 0$ . The data-select lines are sequenced through a binary count (000, 001, 010, and so on) at a frequency of 1 kHz. The enable input is LOW. Describe the data output waveform.
- Briefly describe the purpose of each of the following devices in Figure 6–49:
  - 74HC157
  - 74HC47
  - 74HC139


## Demultiplexers

A **demultiplexer (DEMUX)** basically reverses the multiplexing function. It takes digital information from one line and distributes it to a given number of output lines. For this reason, the demultiplexer is also known as a data distributor. As you will learn, decoders can also be used as demultiplexers.

After completing this section, you should be able to

- ◆ Explain the basic operation of a demultiplexer
- ◆ Describe how a 4-line-to-16-line decoder can be used as a demultiplexer
- ◆ Develop the timing diagram for a demultiplexer with specified data and data selection inputs


Figure 6–52 shows a 1-line-to-4-line demultiplexer (DEMUX) circuit. The data-input line goes to all of the AND gates. The two data-select lines enable only one gate at a time, and the data appearing on the data-input line will pass through the selected gate to the associated data-output line.



**FIGURE 6–52** A 1-line-to-4-line demultiplexer.

#### EXAMPLE 6–18

The serial data-input waveform (Data in) and data-select inputs ( $S_0$  and  $S_1$ ) are shown in Figure 6–53. Determine the data-output waveforms on  $D_0$  through  $D_3$  for the demultiplexer in Figure 6–52.



**FIGURE 6–53**

#### Solution

Notice that the select lines go through a binary sequence so that each successive input bit is routed to  $D_0$ ,  $D_1$ ,  $D_2$ , and  $D_3$  in sequence, as shown by the output waveforms in Figure 6–53.

#### Related Problem

Develop the timing diagram for the demultiplexer if the  $S_0$  and  $S_1$  waveforms are both inverted.

### 4-Line-to-16-Line Decoder as a Demultiplexer

We have already discussed a 4-line-to-16-line decoder (Section 6–5). This device and other decoders can also be used in demultiplexing applications. The logic symbol for this device when used as a demultiplexer is shown in Figure 6–54. In demultiplexer applications, the input lines are used as the data-select lines. One of the chip select inputs is used as the data-input line, with the other chip select input held LOW to enable the internal negative-AND gate at the bottom of the diagram.

In a demultiplexer, data are switched from one line to several lines.




FIGURE 6-54 The decoder used as a demultiplexer.

**SECTION 6-9 CHECKUP**

1. Generally, how can a decoder be used as a demultiplexer?
2. The demultiplexer in Figure 6-54 has a binary code of 1010 on the data-select lines, and the data-input line is LOW. What are the states of the output lines?

**6-10 Parity Generators/Checkers**

Errors can occur as digital codes are being transferred from one point to another within a digital system or while codes are being transmitted from one system to another. The errors take the form of undesired changes in the bits that make up the coded information; that is, a 1 can change to a 0, or a 0 to a 1, because of component malfunctions or electrical noise. In most digital systems, the probability that even a single bit error will occur is very small, and the likelihood that more than one will occur is even smaller. Nevertheless, when an error occurs undetected, it can cause serious problems in a digital system.

After completing this section, you should be able to

- ◆ Explain the concept of parity
- ◆ Implement a basic parity circuit with exclusive-OR gates
- ◆ Describe the operation of basic parity generating and checking logic
- ◆ Discuss the 74HC280 9-bit parity generator/checker
- ◆ Use VHDL to describe a 9-bit parity generator/checker
- ◆ Discuss how error detection can be implemented in a data transmission system


The parity method of error detection in which a **parity bit** is attached to a group of information bits in order to make the total number of 1s either even or odd (depending on the system) was covered in Chapter 2. In addition to parity bits, several specific codes also provide inherent error detection.

## Basic Parity Logic

In order to check for or to generate the proper parity in a given code, a basic principle can be used:


The sum (disregarding carries) of an even number of 1s is always 0, and the sum of an odd number of 1s is always 1.

Therefore, to determine if a given code has even parity or odd parity, all the bits in that code are summed. As you know, the modulo-2 sum of two bits can be generated by an exclusive-OR gate, as shown in Figure 6-55(a); the modulo-2 sum of four bits can be formed by three exclusive-OR gates connected as shown in Figure 6-55(b); and so on. When the number of 1s on the inputs is even, the output  $X$  is 0 (LOW). When the number of 1s is odd, the output  $X$  is 1 (HIGH).




**FIGURE 6-55**

## IMPLEMENTATION: 9-BIT PARITY GENERATOR/CHECKER



**Fixed-Function Device** The logic symbol and function table for a 74HC280 are shown in Figure 6-56. This particular device can be used to check for odd or even parity on a 9-bit code (eight data bits and one parity bit), or it can be used to generate a parity bit for a binary code with up to nine bits. The inputs are  $A$  through  $I$ ; when there is an even number of 1s on the inputs, the  $\Sigma$  Even output is HIGH and the  $\Sigma$  Odd output is LOW.



**FIGURE 6-56** The 74HC280 9-bit parity generator/checker.

**Parity Checker** When this device is used as an even parity checker, the number of input bits should always be even; and when a parity error occurs, the  $\Sigma$  Even output goes LOW and the  $\Sigma$  Odd output goes HIGH. When it is used as an odd parity checker, the number of input bits should always be odd; and when a parity error occurs, the  $\Sigma$  Odd output goes LOW and the  $\Sigma$  Even output goes HIGH.

A parity bit indicates if the number of 1s in a code is even or odd for the purpose of error detection.

**Parity Generator** If this device is used as an even parity generator, the parity bit is taken at the  $\Sigma$  Odd output because this output is a 0 if there is an even number of input bits and it is a 1 if there is an odd number. When used as an odd parity generator, the parity bit is taken at the  $\Sigma$  Even output because it is a 0 when the number of inputs bits is odd.

**Programmable Logic Device (PLD)** The 9-bit parity generator/checker can be described using VHDL and implemented in a PLD. We will expand the 4-bit logic circuit in Figure 6–55(b) as shown in Figure 6–57. The data flow approach is used.




FIGURE 6–57



```
entity ParityCheck is
  port (A0, A1, A2, A3, A4, A5, A6, A7, A8, A9: in bit;
        X: out bit); } Inputs and output declared
end entity ParityCheck;

architecture LogicOperation of ParityCheck is
begin
  X <= ((A0 xor A1) xor (A2 xor A3)) xor ((A4 xor A5) xor
    (A6 xor A7)) xor (A8 xor A9); } Output defined by
  end architecture LogicOperation; Boolean expression
```

## A Data Transmission System with Error Detection

A simplified data transmission system is shown in Figure 6–58 to illustrate an application of parity generators/checkers, as well as multiplexers and demultiplexers, and to illustrate the need for data storage in some applications.

In this application, digital data from seven sources are multiplexed onto a single line for transmission to a distant point. The seven data bits ( $D_0$  through  $D_6$ ) are applied to the multiplexer data inputs and, at the same time, to the even parity generator inputs. The  $\Sigma$  Odd output of the parity generator is used as the even parity bit. This bit is 0 if the number of 1s on the inputs  $A$  through  $I$  is even and is a 1 if the number of 1s on  $A$  through  $I$  is odd. This bit is  $D_7$  of the transmitted code.

The data-select inputs are repeatedly cycled through a binary sequence, and each data bit, beginning with  $D_0$ , is serially passed through and onto the transmission line ( $\bar{Y}$ ). In this example, the transmission line consists of four conductors: one carries the serial data and three carry the timing signals (data selects). There are more sophisticated ways of sending the timing information, but we are using this direct method to illustrate a basic principle.