



香港中文大學(深圳)  
The Chinese University of Hong Kong, Shenzhen

# ECE2050 Digital Logic and Systems

## Tutorial 6

Wangqian Chen

Contact: [wangqianchen@link.cuhk.edu.cn](mailto:wangqianchen@link.cuhk.edu.cn)


Office Hour: 16:00-17:00 Wed., ZX305

# Combinational Building Blocks


- Half Adders

Basic rules of binary addition are performed by a half adder, which has **two binary inputs (A and B)** and two binary outputs (Carry out and Sum).

Logic diagram



Logic symbol




Inputs		Outputs	
A	B	$C_{out}$	$\Sigma$
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0




# Combinational Building Blocks

- Full Adders

By contrast, a full adder **has three binary inputs** (A, B, and Carry in) and two binary outputs (Carry out and Sum). The truth table summarizes the operation.



Logic symbol




Inputs			Outputs	
A	B	$C_{in}$	$C_{out}$	$\Sigma$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



# Combinational Building Blocks

- Parallel Adders

Full adders are combined into parallel adders that can add binary numbers with multiple bits.



**TABLE 6-3**

Truth table for each stage of a 4-bit parallel adder.

$C_{n-1}$	$A_n$	$B_n$	$\Sigma_n$	$C_n$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



# Combinational Building Blocks

Q1. The following sequences of bits (right-most bit first) appear on the inputs to a 4-bit parallel adder. Determine the resulting sequence of bits on each sum output.


$A_1$	1010
$A_2$	1100
$A_3$	0101
$A_4$	1101
$B_1$	1001
$B_2$	1011
$B_3$	0000
$B_4$	0001

$A_4$	$A_3$	$A_2$	$A_1$	$B_4$	$B_3$	$B_2$	$B_1$	$\Sigma_5$	$\Sigma_4$	$\Sigma_3$	$\Sigma_2$	$\Sigma_1$
1	0	1	1	0	0	1	1	0	1	1	1	0
1	1	1	0	0	0	0	0	0	1	1	1	0
0	0	0	1	0	0	1	0	0	0	0	1	1
1	1	0	0	1	0	1	1	1	0	1	1	1



# Combinational Building Blocks


- 74LS283



Q2. How to combine 74LS283 into a 8-bit parallel adder?

Cascading two 74LS283 4-bit adders to create an 8-bit adder

$$\begin{array}{r}
 X_7 X_6 X_5 X_4 X_3 X_2 X_1 X_0 \\
 + Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 Y_0 \\
 \hline
 \Sigma_8 \Sigma_7 \Sigma_6 \Sigma_5 \Sigma_4 \Sigma_3 \Sigma_2 \Sigma_1 \Sigma_0
 \end{array}$$




# Combinational Building Blocks


- Comparator

- Comparators provide outputs to indicate which of the numbers is larger or if they are equal.
- Cascading inputs are provided to expand the comparator to larger numbers.

74LS85



Q3. How to combine 74LS85 into a 16-bit comparators?




# Combinational Building Blocks

Q3. How to combine 74LS85 into a 16-bit comparators?

TRUTH TABLE

COMPARING INPUTS				CASCADING INPUTS			OUTPUTS		
A <sub>3</sub> B <sub>3</sub>	A <sub>2</sub> B <sub>2</sub>	A <sub>1</sub> B <sub>1</sub>	A <sub>0</sub> B <sub>0</sub>	I <sub>A&gt;B</sub>	I <sub>A&lt;B</sub>	I <sub>A=B</sub>	O <sub>A&gt;B</sub>	O <sub>A&lt;B</sub>	O <sub>A=B</sub>
A <sub>3</sub> >B <sub>3</sub>	X	X	X	X	X	X	H	L	L
A <sub>3</sub> <B <sub>3</sub>	X	X	X	X	X	X	L	H	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> >B <sub>2</sub>	X	X	X	X	X	H	L	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> <B <sub>2</sub>	X	X	X	X	X	L	H	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> >B <sub>1</sub>	X	X	X	X	H	L	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> <B <sub>1</sub>	X	X	X	X	L	H	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> >B <sub>0</sub>	X	X	X	H	L	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> <B <sub>0</sub>	X	X	X	L	H	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> =B <sub>0</sub>	H	L	L	H	L	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> =B <sub>0</sub>	L	H	L	L	H	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> =B <sub>0</sub>	X	X	H	L	L	H
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> =B <sub>0</sub>	H	H	L	L	L	L
A <sub>3</sub> =B <sub>3</sub>	A <sub>2</sub> =B <sub>2</sub>	A <sub>1</sub> =B <sub>1</sub>	A <sub>0</sub> =B <sub>0</sub>	L	L	L	H	H	L

H = HIGH Level  
L = LOW Level  
X = IMMATERIAL






# Combinational Building Blocks


- Encoder & Decoder

- An encoder accepts an active logic level on one of its inputs and converts it to a coded output, such as BCD or binary.
- An decoder has multiple outputs to decode any combination of inputs. For example, the binary-to-decimal decoder shown here has 16 outputs – one for each combination of binary inputs.

Encoder



Decoder



# Combinational Building Blocks

Q4. How to combine 74HC154 into a 5-bit decoders?

- It includes two active LOW chip select lines which must be at the active level to enable the outputs.
- These lines can be used to expand the decoder to larger inputs.

Input						Output															
E0	E1	A0	A1	A2	A3	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	Y9	Y10	Y11	Y12	Y13	Y14	Y15
H	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
H	L	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	H	X	X	X	X	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
L	L	L	L	L	L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H
		H	L	L	L	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H
		L	H	L	L	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H	H
		H	H	L	L	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H	H
		L	L	H	L	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H	H
		H	L	H	L	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H	H
		L	H	H	L	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H	H
		H	H	H	L	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
		L	L	L	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H	H
		H	L	L	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H	H
		L	H	L	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H	H
		H	H	L	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H	H
		L	L	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H	H
		H	L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H	H
		L	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H	H
		H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	L	H




FIGURE 6-30 A 5-bit decoder using 74HC154s.




# Combinational Building Blocks

Q5: Implement 4 to 1 Multiplexer using a Decoder.

- Multiplexer

Data selection for a 1-of-4-multiplexer.

Data-Select Inputs		Input Selected
$S_1$	$S_0$	
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$



# Combinational Building Blocks

Q6: Using the truth table, write the SOP expressions for the  $\Sigma$  and  $C_{out}$  of a full-adder. Use a Karnaugh map to minimize the expressions and then implement them with inverters and AND-OR logic. Show how you can replace the AND-OR logic with 74HC151 data selectors.

Full-adder truth table.

$A$	$B$	$C_{in}$	$C_{out}$	$\Sigma$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$C_{in}$  = input carry, sometimes designated as  $CI$

$C_{out}$  = output carry, sometimes designated as  $CO$



$\Sigma$  = sum

$A$  and  $B$  = input variables (operands)

$$C_{out} = ABC_{in} + \bar{A}BC_{in} + A\bar{B}C_{in} + ABC_{in}$$



$$C_{out} = BC_{in} + AB + AC_{in}$$



# Combinational Building Blocks

Input												Output	
E	S2	S1	S0	I0	I1	I2	I3	I4	I5	I6	I7	Y	Y
H	X	X	X	X	X	X	X	X	X	X	X	H	L
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	L	X	X	X	X	X	X	H	L
L	L	L	H	X	H	X	X	X	X	X	X	L	H
L	L	H	L	X	X	L	X	X	X	X	X	H	L
L	L	H	L	X	X	H	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	H	L
L	L	H	H	X	X	X	H	X	X	X	X	L	H
L	H	L	L	X	X	X	X	L	X	X	X	H	L
L	H	L	L	X	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	X	X	X	L	X	X	H	L
L	H	L	H	X	X	X	X	X	H	X	X	L	H
L	H	H	L	X	X	X	X	X	X	H	X	L	H
L	H	H	H	X	X	X	X	X	X	X	L	H	L
L	H	H	H	X	X	X	X	X	X	X	H	L	H

Full-adder truth table.


A	B	C <sub>in</sub>	C <sub>out</sub>	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

C<sub>in</sub> = input carry, sometimes designated as CI

C<sub>out</sub> = output carry, sometimes designated as CO

Σ = sum

A and B = input variables (operands)



# Combinational Building Blocks

Full-adder truth table.

$A$	$B$	$C_{in}$	$C_{out}$	$\Sigma$
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$C_{in}$  = input carry, sometimes designated as  $CI$

$C_{out}$  = output carry, sometimes designated as  $CO$



$\Sigma$  = sum

$A$  and  $B$  = input variables (operands)

$AB \backslash C_{in}$	0	1
00		1
01	1	
11		1
10	1	

$\Sigma$  = No simplification

$$\Sigma = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + ABC_{in}$$



# Combinational Building Blocks

Q7: Consider the boolean expressions as follows,


$$D_0 = X\bar{S}_1\bar{S}_0 + YS_1\bar{S}_0$$

$$D_1 = X\bar{S}_1S_0 + YS_1S_0$$

$$D_2 = XS_1\bar{S}_0 + Y\bar{S}_1\bar{S}_0$$

$$D_3 = XS_1S_0 + Y\bar{S}_1S_0$$

Design a circuit to implement the boolean expressions using 1-of-4 decoders as shown in Figure 13 and NAND gates, where the truth table of 1-of-4 decoder is shown in Table 4. (Connect ALL input pins as needed. You may assume that complementary inputs, if needed, are directly available - e.g., both  $A_0$  and  $\bar{A}_0$  are available).



$EN$	$A_1$	$A_0$	$OUT_0$	$OUT_1$	$OUT_2$	$OUT_3$
0	X	X	1	1	1	1
1	0	0	0	1	1	1
1	0	1	1	0	1	1
1	1	0	1	1	0	1
1	1	1	1	1	1	0



# Combinational Building Blocks

Q7:


Consider the boolean expressions as follows,

$$D_0 = X\bar{S}_1\bar{S}_0 + YS_1\bar{S}_0$$

$$D_1 = X\bar{S}_1S_0 + YS_1S_0$$

$$D_2 = XS_1\bar{S}_0 + Y\bar{S}_1\bar{S}_0$$

$$D_3 = XS_1S_0 + Y\bar{S}_1S_0$$







香港中文大學(深圳)  
The Chinese University of Hong Kong, Shenzhen

Thank  
You!