# 🛒 Automated Order Fulfillment Simulation

A Computer Architecture (CPU & OS) Paradigm for Perishable Supply Chain Synchronization

**Domain:** Automated Warehouse Logistics & Queueing Theory

**Core Paradigm:** CPU Scheduling, Reorder Buffers (ROB), Cache Tiers

**Thermal Dynamic:** 3.0 – 4.0 Minute Perishability Window

**Implementation:** Zero-dependency Python CLI (Discrete-Event TUI)

## 1. Executive Summary & Problem Formulation


In high-throughput e-commerce fulfillment centers, customer orders frequently demand a composite mix of **ambient shelf goods** (non-perishable) and **cold-storage goods** (frozen foods, dairy, ice cream). Cold items possess an uncompromising thermodynamic constraint: once pulled outside temperature-controlled storage, they begin irreversibly melting and degrading within a strict **3.0 to 4.0 minute window**.

Standard warehouse orchestration engines operate on naive First-In, First-Out (FIFO) batching. When an order is placed, runners immediately pull all constituent items. However, shelf items must often be retrieved from distant warehouse aisles (transit: 0.6–1.4 min), while cold items are stored in nearby refrigeration lockers (transit: 0.4–0.9 min). Consequently, cold items arrive at packaging tables long before shelf items, sitting exposed to ambient room temperature and melting before packaging can even commence.

> **The Core Failure in Naive Systems:** When packaging stations slow down during rush hours or when buffer staging tables fill up, orders experience cascading timeouts. In baseline simulations, this results in a **65% to 76% spoilage rate**, massive inventory waste, and packaging station gridlock.

## 2. The Computer Architecture Analogy

This project formulates the physical warehouse fulfillment pipeline directly as a high-performance **superscalar CPU execution pipeline**:



```
            |
            ▼ (Atomic Commit: Least Slack Time First)
[ Packaging Station CPU ]      ── Equivalent to: Multi-Core Execution Unit (ALU / Cores)
   - Core 0 .. Core M-1
   - Least Slack Time Scheduler
```

| Warehouse Domain Component | Computer Architecture Counterpart | Architectural Function in Simulation |
|---|---|---|
| **Cold Storage Locker** | Fast, Volatile Cache (L1 Cache) | Holds fragile data that decays rapidly once loaded into registers. |
| **Shelf Storage Aisles** | Main Memory (DRAM) | High latency, non-volatile data; picking takes significantly longer. |
| **Buffer Staging Tables** | Reorder Buffer (ROB) | Holds out-of-order item arrivals; commits atomically only when 100% ready. |
| **Chilled Table Slots** | Thermal Shroud / Passive Cache | Cooling plates reduce degradation rate by 67% (0.33× decay rate). |
| **Packaging Station Bay** | CPU Execution Core / ALU | Processes tasks in bounded time (0.5–1.0 min normal; 1.0–2.0 min rush). |
| **Least Slack Time (LST)** | Earliest Deadline First (EDF) | Dynamic priority queue dispatching tasks with the tightest margin to melt. |
| **Admission Controller** | Backpressure & Instruction Window | Bounds in-flight concurrency to prevent buffer overflow and deadlocks. |

## 3. Mathematical Modeling & Algorithmic Solutions

### 3.1 Thermal Degradation Model

Each cold item $i$ is initialized with a maximum time-to-live $TTL_i \in [3.0, 4.0]$ minutes. Its instantaneous freshness percentage $F_i(t)$ at simulation time $t$ follows:

```
F_i(t) = max(0.0, min(100.0, (remaining_ttl_i(t) / max_ttl_i) * 100.0))
```

Degradation obeys the environmental state:

```
d(remaining_ttl)/dt = -1.0                  (while in transit or ambient packaging)
d(remaining_ttl)/dt = -0.33                 (while staged inside the Chilled Buffer Table)
d(remaining_ttl)/dt =  0.0                  (while inside cold storage locker)
```

### 3.2 Least Slack Time (LST) Priority Function

When a CPU packaging core becomes available, it queries the Reorder Buffer for all ready orders. Rather than FIFO, it schedules the order with the **minimum slack time**:

```
Slack(Order) = min_{i in ColdItems}( remaining_ttl_i ) - remaining_pack_duration
```

Orders containing zero cold items have non-perishable goods and evaluate to $\text{Slack} = \infty$. If two orders share identical slack, creation timestamp breaks ties to eliminate starvation.

### 3.3 Just-In-Time (JIT) Staggered Dispatch Protocol

Instead of pulling cold and shelf items at the same instant, the dispatcher breaks picking into two synchronized phases:

1. **Phase 1 (Slow Path):** Dispatches shelf items first. The cold items remain preserved in cold storage (0% decay).
2. **Phase 2 (Fast Path Trigger):** The scheduler monitors shelf transit progress. The moment shelf items reach $\ge 70\%$ of transit (or are buffered), Phase 2 triggers and cold items are retrieved. Both streams arrive at the buffer table within a synchronized 10-second window, completely eliminating ambient idle dwell time.

### 3.4 Reorder Buffer (ROB) & Atomic Slot Reservation

To resolve the classic **Dining Philosophers Deadlock** where multiple partial orders fill the buffer table to 100% capacity:

- **Atomic Slot Reservation:** An order is only permitted to leave storage if $\text{AvailableSlots} \ge N_{\text{items}}$.
- **Atomic Commit:** Packaging cores are strictly forbidden from eagerly claiming partial orders. An order only commits to packaging when 100% of its items are verified intact in the buffer.

## 4. Operational System Timings

All simulation mechanics are configured in minutes with realistic variances:

| Operational Parameter | Simulated Duration | System Behavior |
|---|---|---|
| **Cold Item Melting Window (TTL)** | **3.0 – 4.0 minutes** (180s – 240s) | Total survival duration outside refrigeration before spoilage occurs. |
| **Cold Item Transit Duration** | **0.4 – 0.9 minutes** (24s – 54s) | Randomized travel time from cold storage lockers to buffer tables. |
| **Shelf Item Transit Duration** | **0.6 – 1.4 minutes** (36s – 84s) | Randomized travel time from distant ambient warehouse aisles. |
| **Standard Packaging Duration** | **0.5 – 1.0 minutes** (30s – 60s) | Duration required by a packaging core to box and seal an order. |
| **Rush Hour Packaging Duration** | **1.0 – 2.0 minutes** (60s – 120s) | Doubled duration due to worker crowding, station bottlenecks, and fatigue. |
| **Chilled Buffer Insulation** | **0.33× decay multiplier** | Extends effective cold survival lifespan to **9.0 – 12.0 minutes**. |
| **Conveyor Deadlock Timeout** | **3.0 minutes** (180s) | Maximum allowable wait on conveyor backlog before declaring jam failure. |

## 5. Comparative Benchmark & Experimental Results

### 5.1 Comparative Benchmark: Naive Baseline vs. Robust Architecture

Evaluated under identical seeds with 20 randomized orders (Seed: 42, 2 Packaging Cores, 12 Buffer Slots):

| Performance Metric | Naive Architecture (FIFO Baseline) | Robust Architecture (JIT + LST + Chilled ROB) | Impact Assessment |
|---|---|---|---|
| **Total Orders Processed** | 20 | 20 | Identical randomized batch |
| **Successfully Delivered** | 7 / 20 | **20 / 20** | +185% THROUGHPUT |
| **Spoiled / Melted Orders** | 13 orders | **0 orders** | 100% ELIMINATION |
| **Spoilage Rate (%)** | 65.0% | 0.0% | Zero inventory loss achieved |
| **Peak Buffer Slots Used** | 12 / 12 (Jammed / Full) | **8 / 12 slots** | 33% BUFFER FOOTPRINT SAVINGS |
| **Packaging CPU Utilization** | 88.3% (Stalled busy-waiting) | **71.4% (Optimal productive)** | Eliminated idle operand stalls |

**Key Takeaway:** The Naive system suffered a 65% spoilage rate because cold items sat on unchilled tables waiting for delayed shelf items. The Robust architecture achieved **0% spoilage** while simultaneously decreasing peak buffer memory requirements by 33%.

## 6. Isolated Feature Ablation Study

To quantify the exact mathematical contribution of each architectural component, an ablation study was conducted where each feature was enabled in total isolation against the naive baseline (20 orders, Seed: 42):

| Configuration / Isolated Feature | Delivered | Spoiled | Spoilage Rate | Avg Latency | Peak Buffer Usage |
|---|---|---|---|---|---|
| **1. Baseline (Naive FIFO)** | 7 / 20 | 13 | 65.0% | 02:48 (2.8m) | 12 / 12 slots (Jammed) |
| **2. Only JIT Staggered Dispatch** | 9 / 20 | 11 | 55.0% | 02:58 (3.0m) | 12 / 12 slots (Jammed) |
| **3. Only LST CPU Scheduling** | 7 / 20 | 13 | 65.0% | 02:48 (2.8m) | 12 / 12 slots (Jammed) |
| **4. Only Chilled Buffer ROB** | 3 / 20 | 17 | 85.0% | 04:41 (4.7m) | 12 / 12 slots (Jammed) |
| **5. Only Admission Control** | 20 / 20 | 0 | 0.0% | 05:56 (5.9m) | 8 / 12 slots |
| **6. Full Robust (All Combined)** | **20 / 20** | **0** | 0.0% | 06:18 (6.3m) | **8 / 12 slots (Optimal)** |

## 7. Rush Hour Congestion Simulation (2x Pack Time)

During peak rush hour periods, packaging station crowding, carton assembly delays, and worker fatigue double the average time required to pack each order to **1.0 – 2.0 minutes**. This cuts station throughput by 50%+.

| Architecture Under Rush Hour | Delivered | Spoiled | Spoilage Rate | Operational Failure Mode |
|---|---|---|---|---|
| **1. Naive (FIFO Baseline)** | 5 / 20 | 15 | 75.0% SPOILAGE | Catastrophic backlog: cold items sit on ambient tables and liquefy. |
| **2. Only Admission Control** | 18 / 20 | 2 | 10.0% SPOILAGE | Buffer doesn't jam, but cold items melt during the extended wait. |
| **3. Robust System (JIT+LST+Cache)** | **20 / 20** | **0** | 0.0% SPOILAGE | **100% Fulfillment:** JIT holds inventory in lockers, LST salvages tight margins. |

> **Why Admission Control Alone Fails Under Rush Hour:** Admission control limits buffer entry, but because it dispatches cold items simultaneously without JIT and stages them on unchilled tables, orders waiting for the 2.0-minute packing worker experience ambient decay and melt. **Only the combination of JIT + Chilled Buffer + LST achieves 0% spoilage.**

## 8. Comprehensive Edge Case Test Matrix

The simulation includes an automated test suite ([ `edge_cases.py` ]) covering all 11 boundary conditions:

| # | Edge Case Scenario | Condition Tested | System Resolution & Status |
|---|---|---|---|
| 1 | **Pure Cold Orders (0% Shelf)** | No shelf items to trigger Phase 1 JIT | PASSED Bypasses Phase 1; dispatches cold items immediately. |
| 2 | **Pure Shelf Orders (0% Cold)** | Infinite slack time (\(\text{Slack} = \infty\)) | PASSED Packaged without starvation or divide-by-zero errors. |
| 3 | **Fragmented Buffer Deadlock** | 3 orders × 3 items flood 6-slot buffer | PASSED Atomic Slot Reservation admits max 2 orders; 0 deadlocks. |
| 4 | **Extreme Transit Asymmetry** | Shelf takes 1.8m, Cold takes 0.3m | PASSED JIT delays cold dispatch; cold item arrives with 68.9% freshness. |
| 5 | **Intra-Order Thermal Disparity** | Item A (3.0m TTL) vs Item B (5.0m TTL) | PASSED LST strictly computes minimum TTL; prioritizes fragile item. |
| 6 | **Mid-Packaging Spoilage** | Cold TTL (0.3m) < Pack duration (0.8m) | PASSED Core detects ambient melt mid-pack; aborts and cleans bay cleanly. |
| 7 | **Orphan Influx Cleanup** | Order fails while shelf item is en route | PASSED Arriving late items rejected/restocked; 0 buffer slots leaked. |
| 8 | **Oversized Order** | 8-item order submitted to 6-slot buffer | PASSED Admission holds order safely in storage; avoids half-filling buffer. |
| 9 | **Admission Fails: High Asymmetry** | Shelf takes 2.4m, Cold takes 0.5m | PASSED Admission-only: 100% spoilage. Full Robust: 100% delivered. |
| 10 | **Admission Fails: Priority Inversion** | 2.2m shelf order blocks urgent cold order | PASSED FIFO melts cold order; LST prioritizes urgent order first (0% spoilage). |
| 11 | **Rush Hour Packaging Bottleneck** | Pack duration doubled to 1.0–2.0 min | PASSED Naive loses 73%; Robust achieves 100% delivered with 0% spoilage. |

## 9. CLI Architecture & How to Run

```
# 1. Launch interactive real-time ANSI terminal dashboard
python3 main.py

# 2. Run Comparative Benchmark (Naive vs Robust)
python3 main.py --mode compare --orders 20 --seed 42

# 3. Run Isolated Feature Ablation Study
python3 main.py --mode ablation --orders 20 --seed 42
```

```
# 4. Run Rush Hour Congestion Benchmark (Pack time doubled to 1.0–2.0m)
python3 main.py --mode rush-hour --orders 20 --seed 123

# 5. Run Complete Edge Cases Verification Suite (11/11 boundary tests)
python3 main.py --mode edge-cases
```

> **Project Repository Status:** All source files ([ `models.py` ], [ `buffer_table.py` ], [ `storage.py` ], [ `packaging_station.py` ], [ `simulation.py` ], [ `tui.py` ], [ `main.py` ], [ `edge_cases.py` ]) are self-contained, require zero pip dependencies, and execute natively on Python 3.10+.