


# ESC201: Lecture 19



**Dr. Imon Mondal**


ASSISTANT PROFESSOR,  
ELECTRICAL ENGINEERING, IIT KANPUR

# Sequential Circuits



- Calculation divided into steps
- Each step is triggered by a clock
- At each step,
  - output is based on the current values of inputs and past values of inputs/outputs.
- Requires memory

# Synchronous Clocked Sequential Circuits




Entire operation synchronized via clock

Employs signals that affect the stored value only at discrete instants of time.


Synchronization is achieved via the **clock pulses**.

# Analyzing sequential circuits



- Output  $z$  depends on the input  $x$  and on the state of the memory ( $A, B$ )
- The memory has 2 FFs and each FF can be in state 0 or 1.
- Thus there are four possible states:  $AB$ : 00,01,10,11
- To describe the behavior of a sequential circuit, we need to show
  - How the system goes from one memory state to the next as the input changes
  - How the output responds to input in each state

# Sequential Circuits






The binary information stored in the storage elements at any given time defines the **state** of the sequential circuit at that time



Output is a function of input as well as the present state (the stored value).

Next state is also a function of the present state and inputs.


## Sequential Circuits



# Example



## Analysis



The dependence of output  $z$  on input  $x$  depends on the state of the memory ( $A, B$ )


The memory has 2 FFs and each FF can be in state 0 or 1. Thus there are four possible states:  $AB$ : 00, 01, 10, 11.

To describe the behavior of a sequential circuit, we need to show

1. how the system goes from one memory state to the next as the input changes
2. How the output responds to input in each state



# Analysis of Sequential Circuits



State Transition Table


$$D_A = A.x + B.x \quad ; \quad D_B = \overline{A}.x ; z = (A + B). \overline{x}$$

$$A(t+1) = A(t).x + B(t).x$$

$$B(t+1) = \overline{A(t)}.x$$


$$z = (A + B). \overline{x}$$

Present State		Input	Next State		Output
A	B	x	A	B	z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0



State Transition Table


Present State		Input	Next State		Output
A	B	x	A	B	z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0




Memory state in which FF A& B have output values 00

If  $x = 0$  then  $z = 0$ , When the clock edge comes the system would stay in 00 state.

If  $x = 1$  then  $z = 0$ . When the clock edge comes the system would go to 01 state.



# Analysis of Sequential Circuits




$$A(t+1) = A(t).x + B(t).x$$

$$B(t+1) = \overline{A(t)}.x$$

$$z = (A + B). \overline{x}$$


State Transition Table

Present State		Input	Next State		Output
A	B	x	A	B	z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0




State transition Graph


# Design of Sequential Circuits



## System specification to State diagram





Detect 3 or more consecutive 1's in the input stream



## Conversion of State transition graph to a circuit

### Example-1



3 blocks need to be designed

1. How many FFs do we need?



**N FFS can represent  $2^N$  states so Minimum is 1**

2. Which FF do we choose?

**Say D FF**


3. How are the states encoded?

**Say FF output  $Q=0$  represents  $S_0$  and  $Q=1$  represents  $S_1$  state**





State Transition Table

Present State Q(t)	Input x	Next State Q(t+1)	D	Output z
0	0	0	0	0
0	1	1	1	0
1	0	1	1	0
1	1	0	0	1



$$D = \overline{Q}.x + Q.\overline{x} \quad ; \quad z = Q.x$$

## Example-2



1. How many FFs do we need?

**1**



2. Which FF do we choose?

**Say JK FF**

3. How are the states encoded?

**Say FF output  $Q=0$  represents  $S_0$  and  $Q=1$  represents  $S_1$  state**






State Transition Table


Present State Q(t)	Input x	Next State Q(t+1)	J	K	Output z
0	0	0	0	X	0
0	1	1	1	X	0
1	0	1	X	0	0
1	1	0	X	1	1

Q(t)	Q(t+1)	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


$$J = x ; K = x ; z = Q \cdot x$$



Example-3



For 4 states a minimum of two FFs will be required. Let us choose 2 D FFs A & B



State	FF O/P	
	A	B
S <sub>0</sub>	0	0
S <sub>1</sub>	0	1
S <sub>2</sub>	1	0
S <sub>3</sub>	1	1

Present State		Input x	Next State		D <sub>A</sub>	D <sub>B</sub>
A	B		A	B		
0	0	0	0	1	0	1
0	0	1	0	0	0	0
0	1	0	1	1	1	1
0	1	1	1	0	1	0
1	0	0	1	1	1	1
1	0	1	1	0	1	0
1	1	0	0	0	0	0
1	1	1	1	1	1	1

Present State		Input	Next State			
A	B	x	A	B	D <sub>A</sub>	D <sub>B</sub>
0	0	0	0	1	0	1
0	0	1	0	0	0	0
0	1	0	1	1	1	1
0	1	1	1	0	1	0
1	0	0	1	1	1	1
1	0	1	1	0	1	0
1	1	0	0	0	0	0
1	1	1	1	1	1	1

D<sub>A</sub>

x \ AB	00	01	11	10
0	0	1	0	1
1	0	1	1	1



$$\begin{aligned}
 D_A &= \bar{A}\bar{B} + xB + A\bar{B} \\
 &= A \oplus B + x.B
 \end{aligned}$$

D<sub>B</sub>


x \ AB	00	01	11	10
0	1	1	0	1
1	0	0	1	0

$$\begin{aligned}
 D_B &= \bar{x}.\bar{A} + \bar{x}.\bar{B} + x.A.B \\
 &= \bar{x}.(\bar{A} + \bar{B}) + x.A.B \\
 &= \bar{x}.\overline{AB} + x.AB = \overline{x \oplus AB}
 \end{aligned}$$

$$D_A = A \oplus B + x.B \quad D_B = \overline{x \oplus AB}$$




# Counters




A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

In state  $S_0$ , the output ABC is 000, in  $S_1$  001 and so on

There are 8 states so 3 FFs are at least required. Let us choose T FF.




PS			NS					
A	B	C	A	B	C	T <sub>A</sub>	T <sub>B</sub>	T <sub>C</sub>
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1
1	1	1	0	0	0	1	1	1




$$T_A = B.C ; T_B = C ; T_C = 1$$

Binary UP counter




A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1




$$T_A = B.C ; T_B = C ; T_C = 1$$

## Counter with Enable




Counter is in Hold state.



When Enable = 1, the counter begins the count.



## Counter with Asynchronous Reset



When Enable = 1, the counter begins the count.




# 4-bit Down Counter

**A B C D**


1 1 1 1  
1 1 1 0  
1 1 0 1  
1 1 0 0  
1 0 1 1  
1 0 1 0  
1 0 0 1  
1 0 0 0  
0 1 1 1  
0 1 1 0  
0 1 0 1  
0 1 0 0  
0 0 1 1  
0 0 1 0  
0 0 0 1  
0 0 0 0  
1 1 1 1

- D toggles every clock cycle
- C toggles only when D is 0
- B toggles only when both C and D are 0
- A toggles only when D C B are 0




# Counters

A	B	C
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1
0	0	0



Binary down counter


A	B	C	D
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1



Decade counter



Modulo-10 Counter

A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0



Modulo-5 Counter

## 4-bit Up-Down Counter



Merging of the two structures gives an Up/down counter

# Counter with Unused States

PS			NS								
A	B	C	A	B	C	$J_A$	$K_A$	$J_B$	$K_B$	$J_C$	$K_C$
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	0	0	1	X	X	1	0	X
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X

A	BC			
	00	01	11	10
0	0	0	X	1
1	X	X	X	X

$$J_A = B$$

## Counter with Unused States



PS			NS			$J_A$ $K_A$		$J_B$ $K_B$		$J_C$ $K_C$	
A	B	C	A	B	C	$J_A$	$K_A$	$J_B$	$K_B$	$J_C$	$K_C$
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	0	0	1	X	X	1	0	X
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X

$$J_A = B \quad K_A = B$$

$$J_B = C \quad K_B = 1$$

$$J_C = \overline{B} \quad K_C = 1$$


After synthesizing the circuit, one needs to check that if by chance the counter goes into one of the unused states, after one or more clock cycles, it enters a used state and then remains among the used states




We can see that if by chance the counter goes into unused states 111 or 011, then after a clock cycle it enters one of the used states.




## Counter as frequency divider



A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1




# Ripple Counter (Asynchronous)




T FF toggles when  $T = 1$ ; otherwise Hold state


Clock is negative edge Triggered

# Ripple Counter



# Ripple Down Counter





Assume the present state  $S0(Q_1, Q_2) = (0, 0)$

Find the next 2 consecutive states.

Express your answer as  $(Q_1, Q_2) =$

Ans:

After 1<sup>st</sup> Clock:  $Q_1, Q_2 = (1, 1)$

After 2<sup>nd</sup> Clock:  $Q_1, Q_2 = (0, 0)$

