ESC201: Lecture 19




Dr. Imon Mondal

ASSISTANT PROFESSOR, ELECTRICAL ENGINEERING, IIT KANPUR

2024-25 SEM-I | ESC201 INTRODUCTION TO ELECTRONICS


Sequential Circuits



- Calculation divided into steps
- Each step is triggered by a clock
- At each step,
 - output is based on the current values of inputs and past values of inputs/outputs.

• Requires memory


Synchronous Clocked Sequential Circuits



Employs signals that affect the stored value only at discrete instants of time.


Synchronization is achieved via the *clock pulses*.

Analyzing sequential circuits



- Output z depends on the input x and on the state of the memory (A,B)
- The memory has 2 FFs and each FF can be in state 0 or 1.
- Thus there are four possible states: AB: 00,01,10,11
- To describe the behavior of a sequential circuit, we need to show
 - How the system goes from one memory state to the next as the input changes
 - How the output responds to input in each state


Sequential Circuits




The binary information stored in the storage elements at any given time defines the **state** of the sequential circuit at that time


Output is a function of input as well as the present state (the stored value).

Next state is also a function of the present state and inputs.




Example





Analysis Next state Logic **Output Logic**




The dependence of output z on input x depends on the state of the memory (A,B)

The memory has 2 FFs and each FF can be in state 0 or 1. Thus there are four possible states: AB: 00,01,10,11.

To describe the behavior of a sequential circuit, we need to show

- how the system goes from one memory state to the next as the input changes
- How the output responds to input in each state

Analysis of Sequential Circuits



State Transition Table

$$D_A = A.x + B.x \quad ; D_B = \overline{A}.x; z = (A + B).\overline{x}$$


$$A(t+1) = A(t).x + B(t).x$$

$$B(t+1) = \overline{A(t)}.x$$

$$z = (A + B).\overline{x}$$


Preser	t State	Input	Next State		Output
Α	В	Х	Α	В	Z
0	0 0	0	0	0	0
0	1	0	0 1	0 1	1 0
1	0 0	0	0 1	0	0
1	1	0	0 1	0	1 0

State Transition Table




Preser	nt State	Input	Next	State	Output
Α	В	х	Α	В	z
0	0 0	0	0	0 1	0
0	1 1	0 1	0 1	0 1	1 0
1 1	0 0	0	0 1	0	1 0
1 1	1	0	0	0	1 0

00 Memory state in which FF A& B have output values 00




If x = 0 then z = 0, When the clock edge comes the system would stay in 00 state.


If x = 1 then z = 0. When the clock edge comes the system would go to 01 state.



Analysis of Sequential Circuits



State Transition Table




State	trans	sition	Graph


Preser	t State	Input	Nex	t State	Output
Α	В	X	Α	В	z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

Design of Sequential Circuits Specifications State Diagram State Transition Table Present State Input **Next State** Output В Z Choose FF 0 State Encoding State Table Synthsize Combinational Circuit

System specification to State diagram





Detect 3 or more consecutive 1's in the input stream



Conversion of State transition graph to a circuit

Example-1






3 blocks need to be designed

- 1. How many FFs do we need?
- N FFS can represent 2^N states so Minimum is 1

2. Which FF do we choose?


Say D FF

- 3. How are the states encoded?
- Say FF output Q=0 represents S₀ and Q=1 represents S₁ state




State Transition Table


Present State	Input	Next State	D	Output
Q(t)	Х	Q(t+1)		z
0	0 1	0 1	0 1	0
1	0	1 0	1 0	0 1




$$D = \overline{Q}.x + Q.\overline{x} \quad ; \quad z = Q.x$$


Example-2





- 1. How many FFs do we need?
- 2. Which FF do we choose? Say JK FF
- 3. How are the states encoded? Say FF output Q=0 represents S_0 and Q=1 represents S_1 state






State Transition Table


Present State	Input	Next State	J K	Output
Q(t)	X	Q(t+1)		z
0	0 1	0 1	0 X 1 X	0 0
1	0	1 0	X 0 X 1	0

Q(t)	Q(t+1)	J K
0	0	0 X
0	1	1 X
1	0	X 1
1	1	X 0




$$J = x$$
; $K = x$; $z = Q.x$

Example-3



	FF	O/P
State	Α	В
S _o	0	0
S ₁	0	1
S_2	1	0
S_3	1	1

For 4 states a minimum of two FFs will be required. Let us choose 2 D FFs A &B



Preser	t State	Input	Next	State		
Α	В	Х	Α	В	D_A	D_B
0 0	0	0 1	0 0	1 0	0	1
0	1	0	1 1	1 0	1	1
1	0	0 1	1 1	1 0	1	1
1	1	0	0 1	0	0	0

Preser	nt State	Input	Next	State			
Α	В	Х	Α	В	D	A	D_B
0	0	0 1	0 0	1 0	0		1 0
0	1	0 1	1 1	1 0	1		1
1 1	0	0 1	1 1	1 0	1		1
1	1	0	0	0	0		0

ÆF	2	D_A		
X	00_	01	11	10_
0	0	:17	0	:17
1	0	1.	1:	.1


$$D_A = \overline{A}B + xB + A\overline{B}$$
$$= A \oplus B + x.B$$


$$D_{B} = \overline{x}.\overline{A} + \overline{x}.\overline{B} + x.A.B$$

$$= \overline{x}.(\overline{A} + \overline{B}) + x.A.B$$


$$= \overline{x}.\overline{AB} + x.AB = \overline{x} \oplus \overline{AB}$$

$$D_A = A \oplus B + x.B$$
 $D_B = \overline{x \oplus AB}$







Counters




In state S₀, the output ABC is 000, in S₁ 001 and so on



There are 8 states so 3 FFs are at least required. Let us choose T FF.





PS	NS	
АВС	АВС	$T_A \; T_B \; T_C$
0 0 0	0 0 1	0 0 1
0 0 1	0 1 0	0 1 1
0 1 0	0 1 1	0 0 1
0 1 1	1 0 0	1 1 1
1 0 0	1 0 1	0 0 1
1 0 1	1 1 0	0 1 1
1 1 0	1 1 1	0 0 1
1 1 1	0 0 0	1 1 1




$$T_A = B.C \; ; \; T_B = C \; ; \; T_C = 1$$

Binary UP counter









$$T_A = B.C \; ; \; T_B = C \; ; \; T_C = 1$$

Counter with Enable




When Enable = 1, the counter begins the count.

Counter with Asynchronous Reset



When Enable = 1, the counter begins the count.


- ABCD 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 10 0 1 1 1 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 0 0 0 0
- -D toggles every clock cycle
- -B toggles only when D is 1
- -C toggles only when both C and D are 1
- -A toggles only when B C D are 1
- T FF toggles when T=1




4-bit Down Counter

ABCD


- -D toggles every clock cycle
- -C toggles only when D is 0
- -B toggles only when both C and D are 0
- -A toggles only when D C B are 0



Counters




Binary down counter




Decade counter

Modulo-10 Counter



Modulo-5 Counter


4-bit Up-Down Counter



Merging of the two structures gives an Up/down counter

Counter with Unused States

PS	NS			
<u> </u>	АВС	J_A K_A	$J_B K_B$	J_{C} K_{C}
0 0 0	0 0 1	(0\ X	0 X	1 X
0 0 1	0 1 0	$\int 0 \setminus X$	1 X	X 1
0 1 0	1 0 0	1 X	X 1	0 X
1 0 0	1 0 1	X 0	0 X	1 X
1 0 1	1 1 0	X 0	1 X	X 1
1 1 0	0 0 0	X 1	X 1	0 X




$$J_A = B$$


Counter with Unused States

PS	NS					
A B C	АВС	$J_A K_A$	$J_B K_B$	J_{C} K_{C}		
0 0 0	0 0 1	0 X	0 X	1 X		
0 0 1	0 1 0	0 X	1 X	X 1		
0 1 0	1 0 0	1 X	X 1	0 X		
1 0 0	1 0 1	X 0	0 X	1 X		
1 0 1	1 1 0	X 0	1 X	X 1		
1 1 0	0 0 0	X 1	X 1	0 X		
	$J_A=B$	$K_A = B$				
	$J_B = C$	$K_B = 1$				
	$\boldsymbol{J}_{C}=\overline{\boldsymbol{B}}$	$K_C = 1$	1			


After synthesizing the circuit, one needs to check that if by chance the counter goes into one of the unused states, after one or more clock cycles, it enters a used state and then remains among the used states




We can see that if by chance the counter goes into unused states 111 or 011, then after a clock cycle it enters one of the used states.




Ripple Counter (Asynchronous)




Ripple Counter



Ripple Down Counter



04 September 2024 07:59





Ans:

After 1st Clock: Q1, Q2 = (1, 1) After 2nd Clock: Q1, Q2 = (0, 0)