

MOSFETs

Small Signal Model is the same for N and P mos

$$V_p = \sqrt{2} V_{rms}$$


Fundamental Formulas

look for Formulas that solve for the same values

$V_{DS} = V_{GS} - V_t$

$I_D = \frac{1}{2} K_X \left(\frac{W}{L} \right) (V_{GS})^2$ $\Rightarrow K_X = M_X C_{ox}$

$\frac{I_x}{I_y} = \frac{(W/L)_x}{(W/L)_y}$ \Rightarrow Only when Gate is Shorted to S/D



Continuous channel, obtained by: $v_{GS} > v_{DS}$
or equivalently: $v_{DS} < v_{GS}$


Then, $i_D = k'_n \left(\frac{W}{L} \right) \left[(v_{GS} - v_{DS}) v_{DS} - \frac{1}{2} v_{DS}^2 \right]$

or equivalently, $i_D = k'_n \left(\frac{W}{L} \right) (v_{GS} - \frac{1}{2} v_{DS}) v_{DS}$

Pinched-off channel, obtained by: $v_{GS} < v_{DS}$
or equivalently: $v_{DS} > v_{GS}$


Then, $i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) (v_{GS} - v_{DS}) v_{DS}^2$

or equivalently, $i_D = \frac{1}{2} k'_n \left(\frac{W}{L} \right) v_{GS}^2 v_{DS}$




Current mirrors

CURRENT MIRROR with CURRENT SOURCE I_{REF}



M_2 in SAT \rightarrow high r_o
 M_1 in SAT \rightarrow diode connected
For M_2 to be in SAT
 $V_o \geq V_{GS} - V_t = V_{GS2} = \sqrt{\frac{2 I_{DS2}}{k_n (\gamma L)^2}}$
output resistance $r_o = r_{DS2}$
 $I_o = I_{REF}$ for $V_o = V_{GS2}$
 $\left\{ \begin{array}{l} I_{REF} = \frac{1}{2} k_n \left(\frac{W}{L} \right) V_{GS1}^2 (1 + \lambda V_{DS1}) \\ I_o = \frac{1}{2} k_n \left(\frac{W}{L} \right) V_{GS2}^2 (1 + \lambda V_{DS2}) \end{array} \right.$
$$\frac{I_o}{I_{REF}} = \frac{(W/L)_2}{(W/L)_1} \frac{(1+\lambda V_{DS1})}{(1+\lambda V_{DS2})} \propto \lambda^{-1/L}$$

CMOS



$$V_{GS} = V_{DD} - V_{GS2} = 1.8 - 0.5 - 0.2 = 1.1V$$

$$(W/L)_2 = \frac{2 \cdot I_{DS2}}{K_n |V_{GS2}|^2} = \frac{2 \cdot 100 \mu A}{80 \mu A \cdot 0.2^2} = 58.14$$

$$(W/L)_1 = \frac{2 \cdot I_{DS1}}{320 \mu A \cdot 0.2^2} = 12.92$$

$$A_V = g_m (V_t / R_{DS}) \quad g_m = \frac{2 \cdot 100}{0.2} = 1mA/V$$

$$\rightarrow r_{DS} = \frac{V_o}{A_V} = \frac{20}{20} = 20k\Omega \quad || \quad \frac{V_{in} - V_t}{R_{DS}} = \frac{20k\Omega \cdot L}{I} \quad || \quad \frac{V_{in} - V_t}{R_{DS}} = 50k\Omega / 60k\Omega = 2.33k\Omega$$

$$\rightarrow L = \frac{20}{27.5} = 0.73\mu m$$

The circuit in Fig. A3 is fabricated in the **0.18- μm CMOS** technology with parameters as specified in Table K.1 (slide 1). The supply voltage $V_{DD} = 1.8$ V. Design the circuit to obtain a voltage gain $A_v = -20$ V/V. Use devices of equal length L operating at a drain current $I = 100 \mu A$ and $|V_{GS}| = 0.2$ V. Determine the required values of V_o , L , $|V_{GS1}|$, and $|V_{GS2}|$.

Small-Signal Parameters

Amp-Summary Tables

NMOS transistors

Transconductance:

$$g_m = \mu_n C_{ox} \frac{W}{L} V_{GS} = \sqrt{2 \mu_n C_{ox} \frac{W}{L} I_D} = \frac{2 I_D}{V_{GS}}$$


Output resistance:

$$r_o = V_{DS} / I_D = 1 / g_{ds} \quad \Rightarrow \quad g_{ds} = \frac{i_{DS}}{V_{DS}}$$

PMOS transistors

Same formulas as for NMOS except using $|V_{GS}|$, $|V_A|$, $|I_d|$ and replacing μ_n with μ_p .


Small-Signal, Equivalent-Circuit Models



Cascade Amp's

Case	R_L	R_{D2}	R_{D1}	A_{v1}	A_{v2}	A_v
1	∞	∞	r_o	$-g_m r_o$	$g_m r_o$	$-(g_m r_o)^2$
2	$(g_m r_o) R_o$	$r_o/2$	$\frac{1}{2} (g_m r_o)$	$g_m r_o$	$\frac{1}{2} (g_m r_o)^2$	$-\frac{1}{2} (g_m r_o)^3$
3	r_o	$\frac{2}{g_m}$	-2	$\frac{1}{2} (g_m r_o)$	$\frac{1}{2} (g_m r_o)$	$-(g_m r_o)$
4	$0.2r_o$	$\frac{1.2}{g_m}$	-1.2	$0.17(g_m r_o)$	$-0.2(g_m r_o)$	

Differential Amps Sample




Other Formulas

$$|E| = \frac{V_{DS}}{L}$$

μ_x = mobility of holes/e⁻

EXERCISE

Diff Amps



$$\begin{aligned} I &= 20 \mu A \\ R_S &= 20 k\Omega \\ V_{DD} &= 2V \\ V_{in} &= 2V \\ K_{in}(W/L) &= 1mA/V^2 \\ V_t &= 0.4V \\ \lambda &= 0, \gamma = 0 \end{aligned}$$

- (a) $V_{in} = 0$
 (b) R_o for $A_{in} = 15V/V$
 (c) V_{in1} & V_{in2}
 (d) $V_{out}/V_{in} = A_{in,use}$
 (e) CMRR for 10% mismatch in R_o

(a) $V_{in} = 0$

$$V_{in} = V_{in1} + V_{in2} = V_{in1} + I \cdot R_S$$

$$V_{in1} = V_t + V_{ov} = V_t + \sqrt{\frac{I}{K_{in}(W/L)}} = 0.4 + \sqrt{\frac{20 \mu A}{1mA/V^2}} = 0.54V$$

$$V_{in} = 0.54 + 20 \mu A \cdot 20k\Omega = 0.94V$$

(b) $A_{in} = g_m \cdot R_o$

$$g_m = \frac{2I_0}{V_{ov}} = \frac{20 \mu A}{0.1V} = 140 \mu A/V$$

$$R_o = \frac{15}{140 \mu A} = 107k\Omega$$


(c) $V_{in1} = V_{in2} = V_{DD} - I_{in1} \cdot R_o = 2 - 10 \mu A \cdot 107k\Omega = 0.93V$

$$(d) \frac{V_{in1}}{V_{in}} = - \frac{R_o}{R_{in1} + 2R_S} = \frac{107k\Omega}{140 \mu A + 40k\Omega} = -2.26V/V \quad R_o > R_S$$

(e) $R_{in1} = 107k\Omega$
 $R_{in2} = 107k\Omega + 10k\Omega = 117k\Omega$

$$A_{in,use} = - \frac{\Delta R}{2R_S} = - \frac{10.7k\Omega}{40k\Omega} = -0.27V/V$$

$$CMRR = \frac{15}{0.27} = 55.5 \rightarrow 35dB$$



In the common-gate amplifier circuit of Fig. A8, Q_1 and Q_2 are matched. $K_{in}(W/L) = K_{d}(W/L) = 8 \text{ mA/V}^2$ and all transistors have $|V_t| = 0.5 \text{ V}$ and $|V_A| = 5 \text{ V}$.

The signal V_{sig} is a small sinusoidal signal with no dc component.

- (a) Neglecting the effect of V_{ov} , find the dc drain current of Q_1 and the required value of V_{bias1} .
 (b) Find the values of g_{m1} and the r_o for all transistors.
 (c) Find the values of R_m and R_{out} .
 (d) Calculate the voltage gains v_o/v_i and v_o/v_{sig} .

A5.8:

$$V_{in} = 0.16V$$

$$(a) I_1 = I_2 = I_3 = 100 \mu A$$

$$V_{bias1} = V_{GS1} + I \cdot R = 0.5 + \sqrt{\frac{2 \cdot 100 \mu A}{8m}} + 100 \mu A \cdot 100 = 0.67V$$

$$(b) g_{m1} = \frac{2 \cdot 100 \mu A}{0.1V} = 1.25 \text{ mA/V}$$

All transistors will have the same r_o (why?)

$$R_{o1,2,3} = \frac{|V_{ol}|}{I_0} = \frac{5}{100 \mu A} = 50k\Omega$$

(c) Small-signal eq. model to determine $R_m \times R_o$ (see Lecture 17)

$$R_m = \frac{1 + r_{o1}r_{o2}}{g_{m1} + 1/r_{o1}} \approx \frac{2}{g_{m1}} = 1.6k\Omega \quad \left\{ \begin{array}{l} \text{since } r_{o2} = r_{o1} \\ \propto 1/r_{o1} \approx \end{array} \right.$$

$$R_o = r_o + R + g_{m1}R_o = 50k\Omega + 100 + 1.25m \cdot 50k\Omega + 100 = 564k\Omega$$

$$(e)$$

$$V_o = -i_o \cdot r_o$$

$$i_o = g_{m1}V_{GS1} + \frac{V_o - V_i}{r_o}$$

$$V_{GS1} = -V_i$$

$$i_o = -\frac{V_o}{r_o} = -g_{m1}V_i + \frac{V_o}{r_o} - \frac{V_i}{r_o}$$

$$(g_{m1} + \frac{1}{r_o})V_i = \frac{2V_o}{r_o}$$

$$\rightarrow A_v = \frac{V_o}{V_i} = \frac{2g_{m1}r_o + 1}{2} = \frac{1.25m \cdot 50k\Omega + 1}{2} = 31.75V/V$$

$$G_v = \frac{V_o}{V_{in}} = \frac{V_o}{V_{GS1}} = \frac{V_o}{V_{GS1} + V_t} = \frac{R_o}{R + R_o} \cdot A_v = \frac{1.6k\Omega}{100 + 1.6k\Omega} \cdot 31.75 = 29.9V/V$$

A4.10

Design the circuit in Fig. 10 to obtain $I = 1 \mu A$, $I_D = 0.5 \text{ mA}$, $V_S = 2 \text{ V}$, and $V_D = 5 \text{ V}$. The NMOS transistor has $V_t = 0.5 \text{ V}$, $K_n = 4 \text{ mA/V}^2$, and $\lambda = 0$.

$$K_n(W/L)$$




Fig. 10

$$V_S = I_D \cdot R_S \rightarrow R_S = \frac{V_S}{I_D} = \frac{2}{0.5m} = 4k\Omega$$

$$V_D = V_{DD} - I_D R_D \rightarrow R_D = \frac{V_D - V_{DD}}{I_D} = \frac{10 - 5}{0.5m} = 10k\Omega$$

$$\text{Assume SAT} \quad V_{GS} = V_t + \sqrt{\frac{2I_D}{K_n(W/L)}} = 0.5 + \sqrt{\frac{2 \cdot 0.5m}{4m}} = 1V$$

$$\text{(*) } V_{ov} = 1 - 0.5 = 0.5V < V_{GS} = 3V \quad \text{SAT} \checkmark$$

$$V_G = V_S + V_{GS} = 2 + 1 = 3V$$

$$R_{G2} = \frac{V_G}{I} = \frac{3}{1\mu} = 3M\Omega$$

$$R_{G1} = \frac{V_{DD} - V_G}{I} = \frac{10 - 3}{1\mu} = 7M\Omega$$




Fig. 5

A6.5

Design the circuit in Fig. 5 to obtain a dc voltage of 0 V at each of the drains of Q_1 and Q_2 when $V_{G1} = V_{G2} = 0$. Operate all transistors at $V_{ov} = 0.15 \text{ V}$ and assume that $V_{tn} = 0.35 \text{ V}$ and $K_n = 400 \mu \text{A/V}^2$. Neglect channel-length modulation.

ICMR

↳ Range for which Mosfets Stay in Sat

A6.5 To have $V_{D1} = V_{D2} = 0V$ the voltage drop across R_D must be 0.9V

$$R_D = \frac{0.9}{I_1} = \frac{2 \cdot 0.9}{0.2m} = 9k\Omega$$

$$(W/L)_{1,2} = \frac{2I_1}{K_n \cdot V_{ov}^2} = \frac{0.2m}{400\mu \cdot 0.15^2} = 22.2$$

$$(W/L)_3 = \frac{2I_3}{K_n V_{ov}^2} = \frac{2 \cdot 0.2m}{400\mu \cdot 0.15^2} = 44.4$$

$$(W/L)_4 = (W/L)_3 / 2 = 22.2 \quad \leftarrow M_4 carries half the current of M_3$$

KVL around Q_4

$$V_{DD} - I_4 R - V_{os4} - (-V_{ss}) = 0$$

$$V_{os4} = V_{os4} = V_{ov} + V_t = 0.15 + 0.35 = 0.5V$$

$$R = \frac{0.9 - 0.5 - (-0.9)}{0.1m} = 13k\Omega$$

ICMR • $V_{cm,min}$ to keep M_3 in saturation

$$V_{cm,min} = V_{os1} + V_{ov} - (-V_{ss}) = V_t + 2V_{ov} - (-V_{ss}) = -0.25V$$

• $V_{cm,max}$ to keep $M_1 \times M_2$ in saturation

$$V_{ot} - V_S > V_{cm} - V_S - V_T$$

$$V_{cm,min} = V_{ot} + V_t = 0 + 0.35V = 0.35V$$

$$V_{cm}$$