


① PART - A



$I_1 \rightarrow \text{add } s_0, t_0, t_1$


$I_2 \rightarrow \text{sub } s_1, s_0, t_2$

$I_3 \rightarrow \text{and } s_2, s_1, s_0$

②

Why forwarding alone cannot save 1-cycle stall because the data from load available after completion of memory stage so, the instruction in exe stage should stall 1-cycle to get the data.

(assuming memory access is 1-cycle)



$I_1 \rightarrow lw \quad s_0, M[t_0]$

$I_2 \rightarrow add \quad s_1, s_0, t_1$

$I_3 \rightarrow sub \quad s_2, s_1, t_2$

3

	1	2	3	
IF	I_1	I_2	I_4	
ID		I_1	I_2 (invalidated)	I_4
exe			I_1	I_2 flushed
mem				I_1
WB				

$I_1 \rightarrow$ beq to, t_1 , target

$I_2 \rightarrow$ add s_0, s_1, s_2

$I_3 \rightarrow$ sub s_3, s_4, s_5

$I_4 \rightarrow$ or s_6, s_7 , to (target)

only I_2 will be flushed

Part B

① structural hazard: A structural hazard is a hazard which refers to a situation where there is resource conflict

ex: in unified memory → load memory access and
Simultaneously access memory ← fetch.

data hazard: when an instruction depends on the result of a previous instruction that is still moving through the pipeline and has not yet written its result
Back

ex: add t0, s1, s2
sub t3, t0, t4

Control Hazards

when the pipeline cannot determine the next instruction to fetch because the decision (branch taken or not taken) depends on the outcome of a preceding branch instruction.

ex: $\text{beq } t_1, t_2, \text{target}$

$\text{add } s_0, s_1, s_2$

$\text{sub } s_5, s_4, s_6$

Target:

And s_7, s_8, s_9

② CPI for N Independent adds is " ∞ "

$$\begin{aligned} \text{CPI for } N \text{ load instructions} \\ = \frac{2N}{N} = 2 \end{aligned}$$

③ $\text{cpu Time} = IC \times CPI \times T_{\text{cycle}}$

To exceed $IPC = 1$ we'd need to execute more number of instructions to do that we need more than one datapath this not possible in single cycle.

④ Comparator should be added in ID stage.

2 cycle (EX) $\rightarrow$ 1 cycle (ID)

on correct prediction $\rightarrow$ 0 cycles

⑤ RAW no stall

add	S ₀	S ₁	S ₂
sub	S ₃	S ₀	S ₂
And	S ₄	S ₃	S ₂

RAW

$lw\ S_0, M[S_0]$

$lw\ S_1, M[S_0]$

①

in - in order pipeline

→ updates happens at WB stage.

→ reads happen at IP

→ memory operations happens at mem stage

∴ writes happen sequentially so,
WAW is invisible

in in order pipeline with forwarding
WAR is invisible.