

Single Port RAM Verification Report (SystemVerilog)

Overview

Verification of a Single Port RAM using a mailbox-based SystemVerilog testbench . Objective was to identify and fix bugs, validate functionality, execute random and directed tests, and achieve complete functional coverage.

Verification Components

- defines.sv – macro defining number of transactions (20).
- Package – includes all class files and common definitions.
- Interface – virtual interface with separate clocking blocks for Driver, Monitor and Reference Model.
- Transaction – encapsulates address, data, control and response fields.
- Generator – creates randomized and directed transactions.
- Driver – receives transactions from generator and drives DUT.
- Monitor – samples DUT outputs and forwards observations.
- Reference Model – behavioural RAM model generating expected outputs.
- Scoreboard – compares DUT output with reference model output.
- Environment – instantiates and connects all verification components using mailboxes and virtual interfaces.
- Test – builds the environment and starts verification.
- Top – instantiates DUT, interface, clock/reset generation and test.

Verification Flow

Generator → Driver → DUT → Monitor → Scoreboard

Generator → Driver → Reference Model → Scoreboard

Bugs Identified and Fixed

Four-state data handling: Transaction fields declared as bit converted Z/X to 0. Changed to logic to preserve four-state values.

Missing constructor argument (Reference Model): Child class calling super.new() omitted the third constructor argument; corrected.

Missing constructor argument (Top/Test): Instantiation of the extended transaction/environment omitted the required third argument; corrected.

Reference model reset: Reset behaviour was missing. Added active-low reset handling so expected data_out becomes high impedance (8'bz), matching the DUT.

Coverage completion: Added directed stimulus to exercise missing data_out bit combinations and achieve complete functional coverage.

Directed Test Cases

Two directed tests were added by assigning explicit values in the generator instead of randomizing.

- Directed Test 1:
 - Perform a write to a specific address with a predefined data value.
 - Read back the same address and compare with the reference model.
- Directed Test 2:
 - Perform another write using a different address and data pattern.
 - Read back the same location and verify scoreboard match.

Special Transactions

A dedicated transaction class and test case were created to apply specific control signal combinations. Constraints were added to generate the following scenarios:

Write Enable = 0, Read Enable = 0 (Idle Operation)

Write Enable = 1, Read Enable = 1 (Simultaneous Read and Write Operation)

These directed scenarios were executed in addition to the randomized tests to verify DUT behavior under specific operating conditions and to improve functional coverage by exercising control signal combinations that may not occur frequently during random stimulus generation.

Regression

After fixing each bug, the complete test suite was rerun. Regression confirmed that previous functionality remained correct, scoreboard comparisons passed, and no new issues were introduced.

Functional Coverage

Overall functional coverage reached 100% after adding the required directed transactions.

file:///home/krishnagirish/Desktop/test/covReport/pages/_frametop.htm

cumentation

Forums

it's started Firefox in a while. Do you want to clean it up for a fresh, like-new experience? And by the way, welcome back!

Refresh Firefox...

List of tests included in report...

List of global attributes included in report...

List of Design Units included in report...

Coverage Summary by Structure:

Design Scope	Hits %	Coverage %
top	100.00%	100.00%
intrf	100.00%	100.00%
DUT	100.00%	100.00%
ram_pkg	100.00%	100.00%
ram_transaction/copy	100.00%	100.00%
ram_transaction3/copy	100.00%	100.00%
ram_transaction4/copy	100.00%	100.00%
ram_generator/new	100.00%	100.00%
ram_generator/start	100.00%	100.00%
ram_driver	100.00%	100.00%
ram_monitor	100.00%	100.00%
ram_reference_model/new	100.00%	100.00%
ram_reference_model/start	100.00%	100.00%
ram_scoreboard/new	100.00%	100.00%
ram_scoreboard/start	100.00%	100.00%
ram_scoreboard/compare_report	100.00%	100.00%
ram_environment/new	100.00%	100.00%
ram_environment/build	100.00%	100.00%
ram_environment/start	100.00%	100.00%
ram_test/new	100.00%	100.00%
ram_test/run	100.00%	100.00%
test3/new	100.00%	100.00%
test3/run	100.00%	100.00%
test4/new	100.00%	100.00%
test4/run	100.00%	100.00%

Coverage Summary by Type:

Total Coverage:						100.00%	100.00%
Coverage Type	Bins	Hits	Misses	Weight	% Hit	Coverage	
Covergroups	11	11	0	1	100.00%	100.00%	
Statements	184	184	0	1	100.00%	100.00%	
Branches	16	16	0	1	100.00%	100.00%	
FEC Conditions	4	4	0	1	100.00%	100.00%	
Toggles	104	104	0	1	100.00%	100.00%	

Report generated by Questa (ver. 10.6c) on Tue 07 Jul 2026 05:49:26 AM IST with command line:
vcover report -html ram_cov.ucdb -html_dir covReport -details

Conclusion

The SystemVerilog verification environment successfully verified the Single Port RAM using random and directed testing. Constructor issues, four-state data handling, and reference model reset behaviour were corrected. Functional coverage reached 100% and regression testing confirmed correct DUT behaviour.