



## VLSI – 6

Reduce the expressions and design the circuit using MOS transistors.

Q1.  $Y = \overline{a.b + a.c + b.d}$



Circuit diagram of Q1



Observation graph – 1


Q1.  $Y = (ab + ac + bd)$   
 $Y' = a(b+c) + bd$

118CS0017

R.H.K. Uinced

VLSI

Lab-6




My Set of I/p:-


A	B	C	D	Y
0	0	0	0	1
0	1	0	0	1
1	0	1	1	0
0	0	1	0	1
0	1	1	0	1
1	1	1	1	0

The chosen  
 5 Sets of I/p & the  
 O/p is right.  
 (for ref use Graph)

Q2.  $Y = \overline{(ab + c).d}$



Circuit diagram of Q2




Observation graph -2

Q2:  $Y = ((a \cdot b + c) \cdot d)'$

IC8C50017

RHK Vined

$Y' = (ab + c) \cdot d$



My Set of I/p:-

A	B	C	D	Y
0	0	0	0	1
0	1	0	0	1
1	0	1	1	0
0	0	1	0	1
0	1	1	0	1
1	1	1	1	0

I've chosen 5

Sets of I/p & the o/p right.

(for ref use graph).

**Lab Report 6:** - Reduce the expressions and design the circuit using MOS transistors.


Name: - R. Hemanth Krishna Vineel

Roll no: - 118CS0017


Course: - VLSI Practice

## VLSI – 7

Q1.  $Y = ((a+b)(a+c)(b+d))'$



Circuit of Q1. Using CMOS



Observation Graph-1



# VLSI Lab - 7

Q1:  $y = (a+b)(a+c)(b+d)$

$$y' = (a+b)(a+c)(b+d)$$

$$y' = (a+ac+ab+bc)(b+d) =$$


$$y' = [a(1+c) + bc][b+d]$$

$$y' = (a+bc)(b+d)$$

$$y' = ab+ad+bc+bcd$$

$$y' = ab+ad+bc$$

$$y' = \cancel{a(b+c)} + \cancel{ad} \Rightarrow a(b+d) + bc$$




My Set of i/p's:

a	b	c	d	y
0	0	0	0	1
0	1	0	0	1
1	0	1	1	0
0	0	1	0	1
0	1	1	0	0
1	1	1	1	0


I've chosen 5 sets of i/p. & the o/p is right.  
(for ref. use graph).

Simplification

Q2.  $Y = (a+b(c+d))'$



Circuit design of Q2 using CMOS




Observation Graph – 2



Q2.  $y = \overline{a + b(c+d)}$

$y' = a + b(c+d)$



My Set of i/p:-

a	b	c	d	y
0	0	0	0	1
0	1	0	0	1
1	0	1	1	0
0	0	1	0	1
0	1	1	0	0
1	1	1	1	0

The chosen 5  
Sets of i/p & the  
o/p is  
right.

(for ref. use  
graph)

Explanation

## Lab Report 7: - Reduce the following Boolean expressions


Name: - R. Hemanth Krishna Vineel

Roll no: - 118CS0017


Course : - VLSI Practice

## VLSI – 8


Q1.  $Y = A'.B' + C'$




Circuit Diagram



Observation Graph




Q2.  $Y = (A + B') \cdot C + A' \cdot D$




Circuit Diagram





Observation graph




## Lab Report 8: - Reduce the following Boolean expressions

**Name: R. H. Krishna Vineel**


**Roll: 118CS0017**

Q1.




Circuit Diagram





Observation Graph-1



Observation Graph-2

## Lab Report 9: - CMOS Inverter Delay


Name: - R. Hemanth Krishna Vineel

Roll no: - 118CS0017

Course: - VLSI Practice


## VLSI -10

Q1. Given a PDN, draw a the PUN using the De Morgan Law and write the expression Y.




Given is  $Y' = (A+B(C+D))$

$(Y')' = Y = A' \cdot [B' + C' \cdot D']$



Circuit diagram




Observation Graph

Manual work:

$$\begin{aligned}
 Y' &= (A + B(C + D))' \\
 (Y')' &= (A + B(C + D))' = (A') \cdot (B(C + D))' \\
 &= (A') \cdot (B' + (C + D)') \\
 Y &= A' \cdot [B' + C' \cdot D']
 \end{aligned}$$

Lab - 10



## Lab Report 10: - Identify the Boolean Expression

Name: - R. Hemanth Krishna Vineel

Roll no: - 118CS0017

Course : - VLSI Practice



## VLSI – 11

### Question:


For today's lab – (1)

$$\bar{F} = (A \cdot B) + (A \cdot C \cdot E) + (D \cdot E) + (D \cdot C \cdot E)$$


Draw CMOS circuit using  
LTSpice  
and check o/p

[Try to reduce Count of Transistors  
during implementation]

Answer:



Circuit Diagram



Observation Graph

## Manually Written Script:

Lab - 11

$$F' = (A \cdot B) + (A \cdot C \cdot E) + (D \cdot E) + (D \cdot C \cdot E)$$

$$F' = AB + ACE + DE(1+C)$$

$$F' = AB + ACE + DE \Rightarrow A(B+CE) + DE$$

⊙ AND


nmos — Series

pmos — Parallel

⊕ OR

nmos — Parallel

pmos — Series



## Truth table: -

A	B	C	D	E	F_output
1	1	1	1	1	FALSE
1	1	1	1	0	FALSE
1	1	1	0	1	FALSE
1	1	1	0	0	FALSE
1	1	0	1	1	FALSE
1	1	0	1	0	FALSE
1	1	0	0	1	FALSE
1	1	0	0	0	FALSE
1	0	1	1	1	FALSE
1	0	1	1	0	TRUE
1	0	1	0	1	FALSE
1	0	1	0	0	TRUE
1	0	0	0	1	FALSE
1	0	0	0	1	TRUE
1	0	0	0	0	TRUE
1	0	0	0	0	TRUE
0	1	1	1	1	FALSE
0	1	1	1	0	TRUE
0	1	1	0	1	TRUE
0	1	1	0	0	TRUE
0	1	0	1	1	FALSE
0	1	0	1	0	TRUE
0	1	0	0	1	TRUE
0	1	0	0	0	TRUE
0	0	1	1	1	FALSE
0	0	1	1	0	TRUE
0	0	1	0	1	TRUE
0	0	1	0	0	TRUE
0	0	0	1	1	FALSE
0	0	0	1	0	TRUE
0	0	0	0	1	FALSE
0	0	0	0	1	TRUE
0	0	0	0	0	TRUE
0	0	0	0	0	TRUE

Lab Report 11: - Draw the Pull-Up Network and Pull-Down Network for given Boolean Expression & check the output with a truth table.

Name: - R. Hemanth Krishna Vineel

Roll no: - 118CS0017

Course: - VLSI Practice