

### <u>VLSI – 6</u>

Reduce the expressions and design the circuit using MOS transistors.


Q1. Y= 
$$\overline{a.b+a.c+b.d}$$




Circuit diagram of Q1




Observation graph – 1



### Q2. $Y = \overline{(ab+c).d}$



Circuit diagram of Q2



Observation graph -2

108050017 Q: Y2((a.b+c).d) RHK Vined Y! (ab+c) (d) Vdol +(V The choosen 5 Sets & I/r & the O/p right. (for ref use graph).


Lab Report 6: - Reduce the expressions and design the circuit using MOS transistors.

Name: - R. Hemanth Krishna Vineel


Roll no: - 118CS0017

# <u>VLSI – 7</u>


### Q1. Y = ((a+b)(a+c)(b+d))'



Circuit of Q1. Using CMOS




Observation Graph-1




Simplification


#### Q2. Y = (a+b(c+d))'



Circuit design of Q2 using CMOS



Observation Graph – 2



**Explanation** 


## Lab Report 7: - Reduce the following Boolean expressions

Name: - R. Hemanth Krishna Vineel


Roll no: - 118CS0017

## <u>VLSI – 8</u>


#### Q1. Y = A'.B' + C'




#### Circuit Diagram




**Observation Graph** 




#### Q2. Y = (A + B').C + A'.D



Circuit Diagram



Observation graph




Lab Report 8: - Reduce the following Boolean expressions


Name: R. H. Krishna Vineel

Roll: 118CS0017


Q1.



Circuit Diagram



Observation Graph-1



Observation Graph-2


### Lab Report 9: - CMOS Inverter Delay

Name: - R. Hemanth Krishna Vineel

Roll no: - 118CS0017


### **VLSI -10**

Q1. Given a PDN, draw a the PUN using the De Morgan Law and write the expression Y.




Given is Y' = (A+B(C+D))

$$(Y')' = Y = A'.[B'+C'.D']$$



Circuit diagram




**Observation Graph** 

### Manual work:

$$y'' = (A+B(C+D)')$$
 $(y')' = (A+B(C+D))' = (A) \cdot (B(C+D))'$ 
 $= (A') \cdot (B' + (C+D)')$ 
 $y'' = A' \cdot (B' + C' \cdot D')$ 

dab - 10



### Lab Report 10: - Identify the Boolean Expression


Name: - R. Hemanth Krishna Vineel

Roll no: - 118CS0017


#### **VLSI - 11**

#### **Question:**

### **Answer:**




**Circuit Diagram** 



**Observation Graph** 

#### **Manually Written Script:**



#### Truth table: -

Α	В	С	D	E	F_output
1	1	1	1	1	FALSE
1	1	1	1	0	FALSE
1	1	1	0	1	FALSE
1	1	1	0	0	FALSE
1	1	0	1	1	FALSE
1	1	0	1	0	FALSE
1	1	0	0	1	FALSE
1	1	0	0	0	FALSE
1	0	1	1	1	FALSE
1	0	1	1	0	TRUE
1	0	1	0	1	FALSE
1	0	1	0	0	TRUE
1	0	0	1	1	FALSE
1	0	0	1	0	TRUE
1	0	0	0	1	TRUE
1	0	0	0	0	TRUE
0	1	1	1	1	FALSE
0	1	1	1	0	TRUE
0	1	1	0	1	TRUE
0	1	1	0	0	TRUE
0	1	0	1	1	FALSE
0	1	0	1	0	TRUE
0	1	0	0	1	TRUE
0	1	0	0	0	TRUE
0	0	1	1	1	FALSE
0	0	1	1	0	TRUE
0	0	1	0	1	TRUE
0	0	1	0	0	TRUE
0	0	0	1	1	FALSE
0	0	0	1	0	TRUE
0	0	0	0	1	TRUE
0	0	0	0	0	TRUE

Lab Report 11: - Draw the Pull-Up Network and Pull-Down Network for given Boolean Expression & check the output with a truth table.

Name: - R. Hemanth Krishna Vineel

Roll no: - 118CS0017