**NAME: SRINATH DUVVURI** 

**ROLL NO: 21CS01018** 

# COMPUTER ORGANIZATION AND ARCHITECTURE COA LAB ASSIGNMENT – 4

## Q1.

#### PLOT: IPC VS CONFIGURATIONS:


I have calculated the values of IPC for the following configurations:

- SM2\_GTX480
- SM3\_KEPLER\_TITAN
- SM6\_TitanX
- SM7\_QV100
- SM7\_TITANV
- SM75\_RTX2060

I have calculated the IPC for the following Warp Schedulers:

- GTO Greedy-then-oldest
- LRR Loose Round Robin
- TL Two Level


#### **SM2-GTX480:**



## Supporting Data:

|                  |  | SM2_GT  | X480  |   |   |  |
|------------------|--|---|---|---|---|--|
|                  | IPS  | CPS   | IPC   | RUN_TIME  | L1D MR  | L2 MR  |
| GTO              | 140474   | 2397  | 58.60408844   | 219   | 0.8225  | 0.1651   |
| LRR              | 212164   | 3712  | 57.15625  | 145   | 0.823   | 0.2493   |
| TWO_LEVEL_ACTIVE | 146494   | 2549  | 57.47116516   | 210   | 0.8209  | 0.2537   |
|                  |  |   |   |   |   |  |
|                  |  |   |   |   |   | 0.7951   |
| LRR              | 1398080  | 2584  | 541.0526316   | 45  | 0.567   | 0.7946   |
| TWO_LEVEL_ACTIVE | 911791   | 1870  | 487.5887701   | 69  | 0.567   | 0.7956   |
| 000              |  |   | 001 5001105   |   |   |  |
|                  |  |   |   |   |   | 0.3304   |
| LRR              | 600526   | 2059  | 291.6590578   | 2   | 0.6   | 0.3309   |
| TWO_LEVEL_ACTIVE | 600526   | 1911  | 314.2469911   | 2   |   | 0.3255   |
| GTO              | 58284  | 9428  | 6.182011031   | 107   | 0.7509  | 0.3192   |
| LRR              | 62364  | 10083   | 6.185063969   | 100   | 0.7509  | 0.3207   |
| TWO_LEVEL_ACTIVE | 43009  | 6966  | 6.174131496   | 145   | 0.7509  | 0.3205   |
|                  | LRR TWO_LEVEL_ACTIVE  GTO LRR TWO_LEVEL_ACTIVE  GTO LRR TWO_LEVEL_ACTIVE | GTO 140474  LRR 212164  TWO_LEVEL_ACTIVE 146494  GTO 1031370  LRR 1398080  TWO_LEVEL_ACTIVE 911791  GTO 600526  LRR 600526  TWO_LEVEL_ACTIVE 600526  GTO 58284  LRR 62364 | GTO 140474 2397 LRR 212164 3712 TWO_LEVEL_ACTIVE 146494 2549  GTO 1031370 2205 LRR 1398080 2584  TWO_LEVEL_ACTIVE 911791 1870  GTO 600526 1811 LRR 600526 2059 TWO_LEVEL_ACTIVE 600526 1911  GTO 58284 9428 LRR 62364 10083 | GTO 140474 2397 58.60408844 LRR 212164 3712 57.15625 TWO_LEVEL_ACTIVE 146494 2549 57.47116516  GTO 1031370 2205 467.7414966 LRR 1398080 2584 541.0526316 TWO_LEVEL_ACTIVE 911791 1870 487.5887701  GTO 600526 1811 331.5991165 LRR 600526 2059 291.6590578 TWO_LEVEL_ACTIVE 600526 1911 314.2469911  GTO 58284 9428 6.182011031 LRR 62364 10083 6.185063969 | GTO 140474 2397 58.60408844 219 LRR 212164 3712 67.15625 145 TWO_LEVEL_ACTIVE 146494 2549 57.47116516 210 GTO 1031370 2205 467.7414966 61 LRR 1398080 2584 541.0526316 45 TWO_LEVEL_ACTIVE 911791 1870 487.5887701 69 GTO 600526 1811 331.5991165 2 LRR 600526 2059 291.6590578 2 TWO_LEVEL_ACTIVE 600526 1911 314.2469911 2 GTO 58284 9428 6.182011031 107 LRR 62364 10083 6.185063969 100 | GTO 140474 2397 58.60408844 219 0.8225 LRR 212164 3712 57.15625 145 0.823 TWO_LEVEL_ACTIVE 146494 2549 57.47116516 210 0.8209  GTO 1031370 2205 467.7414966 61 0.5671 LRR 1398080 2584 541.0526316 45 0.567 TWO_LEVEL_ACTIVE 911791 1870 487.5887701 69 0.567  GTO 600526 1811 331.5991165 2 0.6009 LRR 600526 2059 291.6590578 2 0.6 TWO_LEVEL_ACTIVE 600526 1911 314.2469911 2  GTO 58284 9428 6.182011031 107 0.7509 LRR 62364 10083 6.185063969 100 0.7509 |


# **SM7-QV100:**



# Supporting Data:

|        | SM7  | QV100       |          |        |        |
|--------|------|-------------|----------|--------|--------|
| IPS    | CPS  | IPC         | RUN_TIME | L1 MR  | L2 MR  |
| 136123 | 803  | 169.5180573 | 226      | 0.4894 | 0      |
| 175793 | 1039 | 169.1944177 | 175      | 0.4881 | 0      |
| 112688 | 666  | 169.2012012 | 273      | 0.4895 | 0      |
|        |      |             |          |        |        |
|        |      |             |          |        |        |
| 547074 | 699  | 782.6523605 | 115      | 1      | 0.0123 |
| 796374 | 1024 | 777.7089844 | 79       | 1      | 0.0123 |
| 452615 | 585  | 773.7008547 | 139      | 1      | 0.0123 |
|        |      |             |          |        |        |
|        |      |             |          |        |        |
| 300263 | 1513 | 198.4553866 | 4        | 0.6    | 0.3334 |
| 300263 | 1524 | 197.0229659 | 4        | 0.6    | 0.3334 |
| 200175 | 1017 | 196.8289086 | 6        | 0.6    | 0.3334 |
|        |      |             |          |        |        |
|        |      |             |          |        |        |
| 18024  | 2502 | 7.20383693  | 346      | 0.8661 | 0      |
| 19013  | 2639 | 7.204622963 | 328      | 0.8661 | 0      |
| 13074  | 1817 | 7.195376995 | 477      | 0.8661 | 0      |


## **SM7-TITANV:**



# Supporting Data:

|        | SM7_ | TITANV      |          |        |        |
|--------|------|-------------|----------|--------|--------|
| IPS    | CPS  | IPC         | RUN_TIME | L1 MR  | L2 MR  |
| 133755 | 444  | 301.25      | 230      | 0.4931 | 0.0317 |
| 221322 | 735  | 301.1183673 | 139      | 0.4936 | 0.0301 |
| 116972 | 388  | 301.4742268 | 263      | 0.493  | 0.031  |
|        |      |             |          |        |        |
|        |      |             |          |        |        |
| 367915 | 368  | 999.7690217 | 171      | 1      | 0.282  |
| 911791 | 924  | 986.7867965 | 69       | 1      | 0.282  |
| 487702 | 493  | 989.2535497 | 129      | 1      | 0.282  |
|        |      |             |          |        |        |
|        |      |             |          |        |        |
| 400350 | 529  | 756.805293  | 3        | 0.6    | 0.3334 |
| 400350 | 518  | 772.8764479 | 3        | 0.6    | 0.3334 |
| 300263 | 403  | 745.0694789 | 4        | 0.6    | 0.3334 |
|        |      |             |          |        |        |
|        |      |             |          |        |        |
| 30721  | 2720 | 11.29448529 | 203      | 0.8661 | 0      |
| 32146  | 2846 | 11.29515109 | 194      | 0.8661 | 0      |
| 21140  | 1876 | 11.26865672 | 295      | 0.8661 | 0      |

## SM75-RTX2060:




Supporting Data:

|         | SM7  | 5_RTX2060   |          |        |        |
|---------|------|-------------|----------|--------|--------|
| IPS     | CPS  | IPC         | RUN_TIME | L1 MR  | L2 MR  |
| 201070  | 1650 | 121.8606061 | 153      | 0.5869 | 0      |
| 287512  | 2388 | 120.39866   | 107      | 0.5865 | 0      |
| 184214  | 1506 | 122.3200531 | 167      | 0.5875 | 0      |
|         |      |             |          |        |        |
| 786420  | 1196 | 657.541806  | 80       | 1      | 0.824  |
| 1143883 | 1791 | 638.6839754 | 55       | 1      | 0.824  |
| 706894  | 1100 | 642.6309091 | 89       | 1      | 0.824  |
|         |      |             |          |        |        |
|         |      |             |          |        |        |
| 400350  | 3003 | 133.3166833 | 3        | 0.6    | 0.3334 |
| 400350  | 3074 | 130.2374756 | 3        | 0.6    | 0.3334 |
| 300263  | 2252 | 133.3317052 | 4        | 0.6    | 0.3334 |
|         |      |             |          |        |        |
| 43308   | 6089 | 7.112497947 | 144      | 0.8661 | 0      |
| 44866   | 6308 | 7.112555485 | 139      | 0.8661 | 0      |
| 31338   | 4393 | 7.133621671 | 199      | 0.8661 | 0      |


## **Q2:**

PLOT: L1D Miss Rates


#### **SM2-GTX480:**




# **SM7-QV100:**



## **SM7-TITANV:**




## SM75-RTX2060:




Q2 – b) L2 Miss Rates PLOT:


**SM2-GTX480:** 




## **SM7-QV100:**



## **SM7-TITANV:**



#### SM75-RTX2060:



## Q3. L1D and L2 miss rates before and after increase of cache size :

## Data for 32 KB

|     | SM2_GTX48 | 0                              |
|-----|-----------|--------------------------------|
|     | L1D MR    | L2 MR                          |
| GTO | 0.8225    | 0.1651                         |
| GTO | 0.6009    | 0.3304                         |
| GTO | 0.7509    | 0.3205                         |
|     | GTO       | L1D MR  GTO 0.8225  GTO 0.6009 |

## Data for 8 MB

|     | SM2_GTX48 | 0                           |
|-----|-----------|-----------------------------|
|     | L1D MR    | L2 MR                       |
| GTO | 0.3257    | 0.4795                      |
| GTO | 0.6       | 0.3309                      |
| GTO | 0.7481    | 0.3214                      |
|     | GTO       | L1D MR  GTO 0.3257  GTO 0.6 |

## Formula:

Miss rate = Number of misses / Number of accesses

## Changes observed in L1D miss rate when cache size is increased from 32 KB to 8 MB

• On increasing the size of L1D cache we can observe that the miss rate decreases.

• With increase in size we can store more in cache memory and hence there are less number of decreases.

## Changes observed in L2 miss rate when cache size is increased from 32 KB to 8 MB

- Increase in L1D cache may increase or decrease the L2 cache miss rate as it depends on various factors.
- In the above scenario the L2 cache miss rate increases.
- The number of L2 accesses decrease is more prominent than decrease in number of misses ans thus the miss rate increases.

## Q4.

## Power consumption data for different applications:

#### Data for 32 KB:

|     |       | Power     | Total Average Power |
|-----|-------|-----------|---------------------|
|     | RFP   | 7.15      |                     |
| BFS | DRAMP | 0.0948    | 62.6126             |
| DFS | L1P   | 3.8962    | 02.0120             |
|     | L2P   | 0.923     |                     |
|     |       |           |                     |
|     | RFP   | 9.312     |                     |
| NN  | DRAMP | 0.0579366 | 79.2563             |
|     | L1P   | 5.1959    | 79.2505             |
|     | L2P   | 10.0307   |                     |
|     |       |           |                     |

#### Data for 8 MB:

|     |       | Power     | Total Average Power |  |
|-----|-------|-----------|---------------------|--|
| BFS | RFP   | 7.15057   | 94.2833             |  |
|     | DRAMP | 0.094     |                     |  |
|     | L1P   | 3.895     | 94.2033             |  |
|     | L2P   | 0.923     |                     |  |
|     |       |           |                     |  |
| NN  | RFP   | 9.31267   |                     |  |
|     | DRAMP | 0.0579366 | 79.2728             |  |
|     | L1P   | 5.1959    |                     |  |
|     | L2P   | 10.0307   |                     |  |

## Changes observed in power consumption when cache size is increased from 32 KB to 8 MB

• Here we can observe that the percentage of power consumption of each component in the total power is decreasing by increasing the size of L1D.

| • | Increase in size of L1D cache helps in caching more data which in turn decreases the latency and hence decreasing the power consumption |
|---|---|
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |
|   |   |