```
1
     `timescale 1ns / 1ps
 2
 3
    module seq 1010(
 4
         //global signals
         input i_clock,
 5
 6
         input i_reset,
 7
8
         // Btn
9
         input i btn,
10
         //LED
11
         output o led
12
     ) ;
13
14
     //local parameters
15
     localparam [2:0] s0 = 0, s1 = 1, s2 = 2, s3 = 3, s4 = 4;
16
17
    //Internal Regs or wire declarations
18
    reg [2:0] state, next state;
19
20
    //Reset condition
21
    always@(posedge i clock) begin
22
23
         if(i reset)
24
             state <= 3'b000;
25
         else
26
             state <= next state;</pre>
27
28
    end
29
30
   always@(*) begin
31
32
         //Store the state
33
         next state = state;
34
35
         //state machine
36
         case (state)
37
38
             s0: next_state <= i_btn ? s1 : s0;</pre>
39
             s1: next_state <= i_btn ? s1 : s2;</pre>
40
             s2: next_state <= i_btn ? s3 : s0;
41
             s3: next state <= i btn ? s1 : s4;
42
                                                       //Non overlapping
             s4: next state <= i btn ? s1 : s0;
43
            //s4: next state <= i btn ? s3 : s0;</pre>
                                                    //overlapping
44
45
        endcase
46
47
     end
48
49
    assign o led =(state == s4) ? 1 : 0;
50
51
     endmodule
52
```

```
`timescale 1ns / 1ps
2
 3
 4
    module seq_1010_tb;
//Internal Regs/wires
 5
 6
 7
         clk, rst, din;
     reg
8
    wire
             dout
9
10
     always
11
         #5 clk = \simclk;
12
13
14
    initial begin
15
16
         clk = 0;
17
         rst = 1;
18
         din = 0;
19
20
         #25 \text{ rst} = 0;
21
         #20 din = 1;
22
        #20 din = 0;
23
        #20 din = 1;
24
        #20 din = 0;
         #20 din = 1;
25
26
         #20 din = 0;
27
         #20 din = 0;
28
         #20 din = 1;
29
         #20 din = 0;
         #20 din = 1;
30
31
         #20 din = 0;
32
         #20 din = 1;
33
34
         #40 $stop;
35
     end
36
37
    //initial begin
38
           $dumpfile("dump.vcd")
39
   //
40
           $dumpvars(0);
41
    //end
42
43 //Instantiation
44 seq 1010 uut(
45
    .i_clock(clk),
46
     .i_reset(rst),
     .i btn(din),
47
48
     .o led(dout)
49
     );
50
     endmodule
51
```



