```
// TimeScale
 1
 2
     `timescale 1ns/1ps
 3
     //Module Definition
 4
 5
     module alu(
         // Inputs
 6
 7
         input I clk,
8
         input I en,
9
         input [4:0] I aluop,
10
         input [15:0] I dataA,
         input [15:0] I_dataB,
11
12
         input [7:0] I imm,
13
         // Outputs
14
         output [15:0] O dataResult,
15
         output reg 0 shldBranch
16
     );
17
18
         //Reg/Wire Declaration
19
         reg [17:0] int result;
20
         wire op lsb;
21
         wire [3:0] opcode;
22
23
         // Parameter Declaration
                            = 0,
24
         localparam Add
                              = 1,
25
                     Sub
                              = 2,
26
                     OR
27
                     AND
28
                     XOR
                             = 5,
29
                     NOT
                             = 8,
30
                     Load
31
                             = 9,
                     Cmp
32
                     SHL
                             = 10,
                             = 11,
33
                     SHR
34
                     JMPA = 12,
35
                     JMPR
                           = 13;
36
37
38
         // Initial Block
39
         initial begin
40
              int result <= 0;
41
         end
42
43
         //Assigning Values
44
         assign op lsb = I aluop[0];
45
         assign opcode = I aluop[4:1];
46
         assign O_dataResult = int_result[15:0];
47
48
         //ALU Operations
49
         always@(negedge I_clk) begin
50
51
              if(I en) begin
52
                  case (opcode)
53
54
                      Add: begin
55
                               int_result <= (op_lsb ? ($signed(I_dataA) + $signed(I_dataB)) : (</pre>
                                I_dataA + I_dataB));
56
                               O_{shldBranch} \leftarrow 0;
57
                           end
58
59
                      Sub : begin
60
                               int_result <= (op_lsb ? ($signed(I_dataA) + $signed(I_dataB)) : (</pre>
                                I dataA + I dataB));
61
                               O shldBranch <= 0;
62
                           end
63
64
                      OR :begin
65
                               int_result <= I_dataA | I_dataB;</pre>
66
                               O_{shldBranch} \leftarrow 0;
67
                          end
```

```
68
 69
                          AND :begin
 70
                                    int result <= I dataA & I dataB;</pre>
 71
                                    0 shldBranch <= 0;</pre>
 72
 73
 74
                          XOR :begin
                                    int_result <= I_dataA ^ I dataB;</pre>
 75
 76
                                    0 shldBranch <= 0;</pre>
 77
                               end
 78
 79
                          NOT :begin
 80
                                    int result <= ~I dataA;</pre>
 81
                                    0 shldBranch <= 0;</pre>
 82
                               end
 83
 84
                          Load : begin
 85
                                    int result \leq (op lsb ? ({I imm, 8'h00}) : ({8'h00, I imm}));
 86
                                    0 shldBranch <= 0;</pre>
 87
                               end
 88
 89
                          Cmp : begin
 90
                                    if(op lsb) begin
 91
                                         int result[0] <= ($signed(I dataA) == $signed(I dataB)) ? 1 :</pre>
 92
                                         int result[1] \leftarrow ($signed(I dataA) == 0) ? 1 : 0;
 93
                                         int_result[2] \leftarrow (signed(I_dataB) == 0) ? 1 : 0;
 94
                                         int_result[3] <= ($signed(I_dataA) > $signed(I_dataB)) ? 1 :
 95
                                         int result[4] <= ($signed(I dataA) < $signed(I dataB)) ? 1 :</pre>
                                         0;
 96
                                         end
 97
                                    else begin
                                         int result[0] \leftarrow (I dataA \rightleftharpoons I dataB) ? 1 : 0;
 98
 99
                                         int result[1] \leftarrow (I dataA \rightleftharpoons 0) ? 1 : 0;
100
                                         int result[2] \leftarrow (I dataB \rightleftharpoons 0) ? 1 : 0;
                                         int_result[3] <= (I_dataA > I_dataB) ? 1 : 0;
101
102
                                         int result[4] <= (I dataA < I dataB) ? 1 : 0;</pre>
103
                                    end
104
                                         0 shldBranch <= 0;</pre>
105
                               end
106
107
                          SHL : begin
108
                               int result <= I dataA << (I dataB[3:0]);</pre>
109
                               0 shldBranch <= 0;</pre>
110
                               end
111
112
                          SHR : begin
113
                               int_result <= I_dataA >> (I_dataB[3:0]);
114
                               0 shldBranch <= 0;</pre>
115
                               end
116
117
                          JMPA : begin
118
                               int_result <= (op_lsb ? I_dataA : I_imm);</pre>
119
                               0 shldBranch <= 1;</pre>
120
                               end
121
122
                          JMPR : begin
123
                               int result <= I dataA;</pre>
124
                               O_shldBranch <= I_dataB[{op_lsb , I_imm[1:0]}];</pre>
125
                               end
126
                     endcase
127
                     end
128
            end
129
       endmodule
```

```
//TimeScale
 2
    `timescale 1ns / 1ps
 3
 4
    //Module Definition
 5
    module ctrl unit(
        // Inputs
 6
 7
         input I clk,
8
         input I reset,
9
         // Outputs
10
         output O enfetch,
11
         output 0 endec,
12
         output 0 enrgrd,
13
         output 0 enalu,
14
         output O enrgwr,
15
         output 0 enmem
16
    );
17
         // Reg Declaration
18
         reg [5:0] state;
19
20
         // Initial Block
21
         initial begin
22
             state <= 6'b000001;
23
         end
24
25
         //State Select Block
26
         always@(posedge I_clk) begin
27
             if(I reset)
                 state <= 6'b000001;
28
29
             else begin
30
                 case (state)
31
                     6'b000001 : state <= 6'b000010;
32
                     6'b000010 : state <= 6'b000100;
33
                     6'b000100 : state <= 6'b001000;
34
                     6'b001000 : state <= 6'b010000;
                     6'b010000 : state <= 6'b100000;
35
36
                     default : state <= 6'b000001;</pre>
37
                 endcase
38
             end
39
        end
40
41
         //Assignment Enable Signals
42
         assign 0 enfetch = state[0];
43
         assign 0 endec = state[1];
44
         assign 0 enrgrd = state[2] | state[4];
45
         assign O enalu = state[3];
46
         assign O enrgwr = state[4];
47
         assign O enmem = state[5];
48
49
     endmodule
50
```

```
//Timescale
     `timescale 1ns / 1ps
 3
    //Module Definition
 4
    module fake ram(
 5
         //Inputs
 6
         input I_clk,
         input I_we,
 7
8
         input [15:0] I addr,
9
         input [15:0] I data,
10
         //outputs
11
         output reg [15:0] O_data
12
    );
13
         //Memory declaration
14
         reg [15:0] mem [8:0];
15
16
         //Initialize registers
17
         initial begin
18
19
                 mem[0] = 16'b10000000111111110;
20
                 mem[1] = 16'b1000100111101101;
21
                 mem[2] = 16'b0010001000100000;
22
                 mem[3] = 16'b1000001100000001;
23
                 mem[4] = 16'b100001000000001;
24
                 mem[5] = 16'b0000001101110000;
25
                 mem[6] = 16'b1100000000000101;
26
                 mem[7] = 0;
27
                 mem[8] = 0;
28
29
                 0 data = 16'b000000000000000;
30
             end
31
32
             //Ram operation
33
             always@(negedge I clk)begin
34
                 if(I we) begin
35
                      mem[I_addr[15:0]] <= I_data;</pre>
36
                 end
37
                 0 data <= mem[I addr[15:0]];</pre>
38
             end
39
     endmodule
```

```
//TimeScale
 2
     `timescale 1ns / 1ps
 3
 4
     //Module Definition
    module inst_dec(
    // Inputs
 5
 6
         input I_clk,
 7
8
         input I en,
9
         input [15:0] I inst,
10
         // Outputs
11
         output reg [4:0] O_aluop,
12
         output reg [2:0] O_selA,
13
         output reg [2:0] O selB,
         output reg [2:0] O_selD,
14
15
         output reg [15:0] O_imm,
16
         output reg 0 regwe
17
    );
18
         // Initial Block
19
         initial begin
20
              0 aluop <= 0;
21
              O selA <= 0;
22
              O selB <= 0;
23
              O selD <= 0;
24
              0 imm <= 0;</pre>
25
              0 regwe <= 0;</pre>
26
         end
27
         always@(negedge I clk) begin
28
29
              if(I en) begin
30
                  0 aluop <= I inst[15:11];</pre>
31
                  O selA <= I inst[10:8];</pre>
                                                  //REG A
32
                  0 selB <= I inst[7:5];</pre>
                                                  //REG B
33
                  0 selD <= I inst[4:2];</pre>
                                                   //REG D
                                                  //Imm Data
34
                  O imm
                           <= I inst[7:0];
35
36
                  //REG Write Enable
37
                  case(I_inst[15:12])
38
                       4'b0111: O_regwe <= 0;
39
                       4'b1100: O_regwe <= 0;
40
                       4'b1101: O_regwe <= 0;
41
                       default: 0 regwe <= 1;</pre>
42
                  endcase
43
              end
44
         end
45
46
     endmodule
```

```
// TimeScale
 2
    `timescale 1ns / 1ps
 3
 4
    //Module Definition
    5
 6
 7
         input I_clk,
8
         input [\overline{1}:0] I opcode,
9
         input [15:0] I pc,
10
         // Outputs
11
         output reg [15:0] O_pc
12 );
13
14
         // Initial Block
15
         initial begin
16
             0_pc <= 0;</pre>
17
         end
18
19
         // Program Counter State
20
         always@(negedge I clk) begin
21
             case(I_opcode)
22
                 2'b00 : O_pc <= O_pc;</pre>
23
                 2'b01 : O_pc <= O_pc + 1;
24
                 2'b10 : O_pc <= I_pc;
25
                 2'b11 : 0_pc <= 0;
26
             endcase
27
         end
28
     endmodule
29
```

```
// TimeScale
 2
     `timescale 1ns / 1ps
 3
 4
     //Module Definition
    5
 6
 7
         input I_clk,
8
         input I en,
9
         input I we,
10
         input [2:0] I_selA,
11
         input [2:0] I_selB,
12
         input [2:0] I selD,
13
         input [15:0] I dataD,
14
         // Outputs
15
         output reg [15:0] O dataA,
16
         output reg [15:0] O dataB
17
    );
18
19
         // Internal register declaration
20
         reg [15:0] regs [7:0];
21
22
         // Loop Variable
23
         integer count;
24
25
         // Initialize register
26
         initial begin
27
             0 \text{ dataA} = 0;
28
             0_dataB = 0;
29
             for(count = 0; count < 8; count = count + 1) begin</pre>
30
31
                  regs[count] = 0;
32
         end
33
         end
34
35
         \ensuremath{//} Assigning correct values to Op regs
36
         always@(negedge I clk) begin
              if(I en) begin
37
38
                  if(I we)
39
                      regs[I_selD] <= I_dataD;</pre>
40
41
                  O_dataA <= regs[I_selA];</pre>
42
                  0 dataB <= regs[I selB];</pre>
43
                  end
44
         end
45
46
     endmodule
```

```
//Timescale
 2
     `timescale 1ns / 1ps
 3
 4
     //Module Definition
     module decoder_unittests();
    //Variable Declaration
 5
 6
 7
          //Regs
 8
          reg I Clk;
9
          reg I En;
10
          reg [15:0] I_Inst;
11
          //Wires
12
          wire [4:0] O_Aluop;
13
          wire [2:0] O SelA;
          wire [2:0] O_SelB;
wire [2:0] O_SelD;
14
15
          wire [15:0] O_Imm;
16
17
          wire O_Regwe;
18
19
    inst dec inst unit (
20
          // Inputs
21
          I Clk,
22
           I En,
23
           I Inst,
24
          // Outputs
25
          O Aluop,
26
          O SelA,
          O SelB,
27
28
          O_SelD,
29
          O_Imm,
          O Regwe
30
31
    );
32
          initial begin
33
34
          //\text{Time} = 0
35
               I Clk <= 0;</pre>
36
               I En <= 0;
37
               I Inst <= 0;</pre>
38
          //\text{Time} = 10
39
               #10;
40
               I Inst = 16'b0001011100000100;
41
          //TIme = 20
42
               #10;
43
               I En = 1;
44
          end
45
46
          always begin
47
               #5;
48
               I Clk = ~I Clk;
49
          end
50
     endmodule
```

```
// Timescale
 2
     `timescale 1ns / 1ps
 3
 4
     // Module Definition
 5
     module main test();
 6
         // variable declaration
 7
         //Regs
8
         reg clk;
9
         reg reset;
10
         reg reg we = 0;
11
         reg [15:0] dataI = 0;
12
         //wire
13
         wire [2:0] selA;
14
         wire [2:0] selB;
15
         wire [2:0] selD;
16
         wire [15:0] dataA;
17
         wire [15:0] dataB;
18
         wire [15:0] dataD;
19
         wire [4:0] aluop;
20
         wire [7:0] imm;
21
         wire [15:0] data0;
22
         wire [1:0] opcode;
23
         wire [15:0] pc0;
24
25
         wire shldBranch;
26
         wire enfetch;
27
         wire enalu;
28
         wire endec;
29
         wire enmem;
30
         wire enrgrd;
31
         wire enrgwr;
32
         wire reqwe;
33
         wire update;
34
35
         //Assignments;
36
         assign enrgwr = regwe & update;
37
         assign opcode = (reset) ? 2'b11 : ((shldBranch) ? 2'b10 : ((enmem) ? 2'b01 : 2'b00));
38
39
         //instatiation
40
     reg file main reg(
41
         // Inputs
42
         clk,
43
         enrgrd,
44
         enrgwr,
45
         selA,
46
         selB,
47
         selD,
48
         dataD,
49
         // Outputs
50
         dataA,
51
         dataB
52
    );
53
54
     inst dec main inst (
55
          // Inputs
56
          clk,
57
          endec,
58
          dataO,
59
          // outputs
60
          aluop,
61
          selA,
62
          selB,
63
          selD,
64
          imm,
65
          regwe
66
    );
67
68
     alu main alu(
69
         // Inputs
```

```
70
          clk,
 71
          enalu,
 72
          aluop,
 73
          dataA,
 74
          dataB,
 75
          imm,
 76
          // Outputs
 77
          dataD,
 78
          shldBranch
 79
      );
 80
 81
      ctrl unit main ctrl (
 82
           // Inputs
 83
           clk,
 84
           reset,
 85
           // Outputs
 86
           enfetch,
 87
           endec,
 88
           enrgrd,
 89
           enalu,
 90
           update,
 91
           enmem
 92
     );
 93
     pc_unit pc_main(
 94
          // Inputs
 95
 96
          clk,
 97
          opcode,
 98
          dataD,
 99
          // Outputs
100
          рсО
101
      );
102
103
      fake ram main ram (
104
           // Inputs
105
           clk,
106
           reg we,
107
           pcO,
108
           dataI,
109
          // Outputs
110
          data0
111
      );
112
113
          initial begin
114
115
               clk = 0;
116
               reset = 1;
117
               #20
118
               reset = 0;
119
120
          end
121
122
          //Clock generation
123
          always begin
124
              #5;
125
              clk = ~clk;
126
          end
127
128
129
      endmodule
130
131
132
```

133 134

```
//Timescale
 1
 2
     `timescale 1ns / 1ps
 3
 4
     //Module Definition
 5
     module regfile_unittest();
 6
         //Variable Declaration
 7
          //Regs
8
         reg I clk;
9
          reg [15:0] I dataD;
10
          reg I en;
11
          reg [2:0] I_selA;
         reg [2:0] I_selB;
12
13
          reg [2:0] I selD;
14
          reg I we;
15
          //Wires
16
         wire O_dataA;
17
         wire O_dataB;
18
19
    reg file reg test (
20
         //Inputs
21
          I clk,
22
          I en,
          I^{-}we,
23
24
          I selA,
25
          I selB,
          I_selD,
26
27
          I dataD,
28
          //Outputs
29
          O_dataA,
30
          O dataB
31
    );
32
33
          initial begin
34
              //Reset all Inputs
35
              I_{clk} = 1'b0;
36
              I dataD = 0;
37
              I en = 0;
38
              I selA = 0;
              I_selb = 0;
39
40
              I selD = 0;
41
              I we = 0;
42
43
              //Start Test
44
              //\text{Time} = 7
45
              #7
46
              I_en = 1'b1;
47
48
              I selA = 3'b0000;
              I_selB = 3'b001;
49
50
              I_{selD} = 3'b000;
51
52
              I dataD = 16'hFFFF;
53
              I we = 1'b1;
54
55
              //\text{Time} = 17
56
              I we = 1'b0;
57
              I = 3'b010;
58
              I = 16'h2222;
59
60
              //\text{Time} = 27
              #10;
61
62
              I we = 1;
63
64
              //\text{Time} = 37
65
              #10;
66
              I_{dataD} = 16'h3333;
67
68
              //\text{Time} = 47
69
              #10;
```

```
70
               I_we = 0;
71
               I selD = 3'b000;
72
               __dataD = 16'hFEED;
73
74
               //\text{Time} = 57
75
               #10;
76
               I_selD = 3'b100;
               I = 16'h4444;
77
78
79
               //\text{Time} = 67
               #10;
80
81
               I_we = 1;
82
83
               //\text{Time} = 117
84
               #50;
               I_selA = 3'b100;
I_selB = 3'b100;
85
86
87
               #<sup>2</sup>0;
88
               $finish;
89
90
          end
91
92
          //Clock generation
93
          always begin
94
               #5;
95
               I_clk = ~I_clk;
96
          end
97
98
     endmodule
```

