Krishna

2023UEE0140

Digital Design Lab Report

Aim: Implement basic Logic Gates in Verilog

This section covers the implementation of basic logic gates such as AND, OR, and NOT using Verilog. The logic gates are fundamental building blocks in digital design, and their implementation showcases how digital systems process binary information.

```
22
23 🗇
      module gates 2023UEE0140(
24
           input a,
25
           input b,
26
           output y1, y2, y3, y4, y5, y6, y7
27
      );
28
29
           assign yl = a & b;
30
           assign y2 = a \mid b;
           assign y3 = a ^ b;
31
           assign y4 = ~a;
32
33
           assign y5 = \sim (a \mid b);
           assign v6 = \sim (a \& b);
34
35
           assign y7 = \sim (a \land b);
36
37 (
      endmodule
38
```

Figure 1: Verilog code to design basic logic gates



Figure 2: Simulation




Figure 3: Schematic

Aim: To implement basic logic gates with if-else in Verilog

In this section, we implement basic logic gates using the if-else conditional statements. This approach helps understand how control flow can be used in digital design to achieve similar results

```
23 pmodule gates_ifelse_2023UEE0140(
24
        input a. b.
                             // Inputs a and b
        output reg c, d, e, f, g, h, i // Outputs for different gates
25
27
    // AND gate
28
29 always @(a, b)
30 🖨
        if (a == 1 && b == 1) c = 1;
        else c = 0;
31 🖨
32
33
     // OR gate
34 - always @(a, b)
35 🖨
       if (a == 1 || b == 1) d = 1;
        else d = 0;
36 ⊝
37
38
    // XOR gate
39 💬 always @(a, b)
40 🖨
       if (a != b) e = 1;
41 🖨
        else e = 0;
42
43
    // NAND gate
44 🖨 always @(a, b)
45 🖨
       if (!(a == 1 && b == 1)) f = 1;
46 🖨
        else f = 0;
47
```

```
48 | // NOR gate
49  always @(a, b)
50 ⊕ if (!(a == 1 || b == 1)) g = 1;
51 🖨
        else g = 0;
52
53
    // NOT gate for 'a'
54 🖨 always @(a)
55 🕁
        if (a == 1) h = 0;
        else h = 1;
56 🖨
59 🖯 always @(b)
      if (b == 1) i = 0;
else i = 1;
60 🖨
61 🖨
62
63 endmodule
64
```

Figure 4, 5 Verilog Code to design basic logic gates using If-Else




Figure 6: Simulation




Figure 7: Schematic

Aim: To implement Full Adder using OR and And Gates in Verilog and also with XOR gate.

The full adder is a crucial component in arithmetic logic units. This section details the implementation of a full adder using both AND/OR gates and XOR gates, highlighting the differences in design approaches.

```
22 ;
23  module fullAdder1_2023UEE0140(
24  input x,y,z,
25  output s, c
26  );
27  assign s = x^y^z;
28  assign c = (x&y) | (y&x) | (z&x);
29  endmodule
30  i
```

Figure 8: Verilog Code for Full Adder using And and OR Gates




Figure 9: Schematic

```
module fullAdder_wire2023UEE140(
    input x,y,z,
    output s, c
    );
    wire y1, y2, y3;
    assign y1 = x^y;
    assign y2 = x&y;
    assign s = y1^z;
    assign y3 = z&y1;
    assign c = y3|y2;

endmodule
```

Figure 10: Full Adder using wires and XOR gate




Figure 11: Schematic

```
module fullAdder2_2023UEE0140(
input x,y,z,
output s, c
);
assign s = x^y^z;
assign c = zs(x^y) | (xsy);
endmodule

definition of the control of the co
```

Figure 12: Verilog Code for Full Adder using XOR Gate




Figure 13: Schematic




Figure 14: Simulation

Aim: To understand Data Assignment (Real/Integer) in Verilog

This section explores data assignment in Verilog, focusing on real and integer types. Understanding these data types is essential for managing data accurately in digital systems.

```
23 🖯
          module integer_2023UEE0140();
24
              integer a;
25
              integer b;
26 Ö
              initial
27 🗇
              begin
      0
28
              assign a = -3.75;
      0
29 :
              assign b = 4.23;
30 🖨
              end
31 🖯
          endmodule
```

Figure 15: Integer Data Type





Figure 16: Simulation

```
23 🖨
          module real 2023UEE0140();
24
              integer a;
25
              real b;
26 🖯
              initial
27 🖯
              begin
      0
28
              assign a = -3.75;
      0
29
              assign b = 4.23;
30 🖨
              end
31 🖨
          endmodule
32
```

Figure 17: Real Data Type





Figure 18: Simulation

Aim: To implement Four Bit Half Adder

In this section, we implement a four-bit half adder, which extends the concept of a basic half adder to handle multi-bit inputs.

```
module Adder 2023UEE0140(
23 🖯
24
               a,b,s,c
25
               );
26
               input [3:0] a;
27
               input [3:0] b;
28
               output [3:0]s;
29
               output [3:0]c;
      0
30
               assign s = a^b;
31
               assign c = a&b;
32 🕒
          endmodule
```

Figure 19: Verilog code for Half Adder




Figure 20: Simulation




Figure 21: Schematic

Aim: To implement Four Bit Full Adder

This section describes the implementation of a four-bit full adder, which adds two four-bit binary numbers and produces a sum and carry output.

```
21 22
23 module fullAddder_4bit_2023UEE0140(
          input [3:0] a, // 4-bit input a
input [3:0] b, // 4-bit input b
24
25
          output [3:0] s, // 4-bit sum output
26
27
          output c_out
                        // Carry-out of the last bit
28
     );
29
          wire [3:0] c; // Intermediate carry signals
30
          // Full Adder for each bit
31
32
          assign s[0] = a[0] ^ b[0];
                                           // Sum of the least significant bit
33
          assign c[0] = a[0] & b[0];
                                           // Carry-out of the least significant bit
34
35
          assign s[1] = a[1] ^ b[1] ^ c[0]; // Sum of the second bit
36
          assign c[1] = (a[1] & b[1]) | (a[1] & c[0]) | (b[1] & c[0]); // Carry-out
37
38
          assign s[2] = a[2] ^ b[2] ^ c[1]; // Sum of the third bit
39
          assign c[2] = (a[2] \& b[2]) \mid (a[2] \& c[1]) \mid (b[2] \& c[1]); // Carry-out
40
41
          assign s[3] = a[3] ^ b[3] ^ c[2]; // Sum of the most significant bit
          assign c_out = (a[3] \& b[3]) | (a[3] \& c[2]) | (b[3] \& c[2]); // Final carry-out
42
43
44 \bigcirc endmodule
```

Figure 22: Verilog code for four-bit Full Adder



Figure 23: Simulation




Figure 24: Schematic

Aim: To implement 4 X 1 MUX with Gates

In this section, we implement a 4-to-1 multiplexer (MUX) using basic gates. A MUX selects one of several input signals and forwards the selected input to a single output line.

Figure 25: MUX using gates




Figure 26: Schematic

```
23 module Mux4xl_If_2023UEE0140(
24
         input x0, x1, x2, x3, s0, s1,
25
         output reg y
26 );
27 :
28 🖨
         always @(x0, x1, x2, x3, s0, s1)
29 ⊖
         begin
30 🖨
             if (s0 == 0 \&\& s1 == 0)
31
                 y = x0;
32 🗇
             else if (s0 == 0 && s1 == 1)
33
                 y = x1;
34 ⊖
             else if (s0 == 1 && s1 == 0)
35
                 y = x2;
36 □
             else if (s0 == 1 && s1 == 1)
37 🖨
                 y = x3;
38 🖨
         end
39
40 🖨 endmodule
```

Figure 27: MUX using IF-Else




Figure 28: Schematic

```
23 module Mux4xl_Case_2023UEE0140(
         input x0, x1, x2, x3, s0, s1,
24
25
         output reg y
26
         );
27 🗇
         always @(x0, x1, x2, x3, s0, s1, y
28 🗇
         begin
29 🗇
         case({s0, s1})
30
             2'b00: y = x0;
31
             2'b01: y = x1;
32
             2'b10: y = x2;
33
             2'b11: y = x3;
34 🖨
             endcase
35 🖨
         end
36
37 🖨 endmodule
```

Figure 29: MUX using Case statement




Figure 30: Schematic




Figure 31: Schematic

Aim: To implement DEMUX

The aim of this section is to design a Demultiplexer (DEMUX), which is a device that takes a single input and routes it to one of several outputs based on the value of control signals. This implementation is crucial for understanding how data can be selectively routed in digital systems.

```
23 module Demux_2023UEE0140(
24
          input a, s0, s1,
25
          output reg o0, o1, o2, o3
26
          );
27 □
          always @(a,s0,s1,o0,o1,o2,o3)
28 🖨
         begin
29
          00 = 0;
30
         01 = 0;
31
          02 = 0;
32
         03 = 0;
33 🖯
          case({s0, s1})
              2'b00: 00 = a;
34
35
              2'b01: o1 = a;
36
              2'b10: o2 = a;
37
              2'b11: o3 = a;
38 🖨
              endcase
39 🖨
        end
40 endmodule
4.7
```

Figure 32: Demux Verilog Code




Figure 33: Schematic

```
44
23 module demux_1x4_Gates_2023UEE0140 (
24
         input [1:0] s,
25
         input x,
26 :
         output y0, y1, y2, y3
27
     );
28
29 :
     // Direct assignments for outputs based on sect lines
30
    assign y0 = (~s[1] & ~s[0]) & x;
31 ; assign y1 = (\sim s[1] \& s[0]) \& x;
32 assign y2 = (s[1] & \sim s[0]) & x;
     assign y3 = (s[1] & s[0]) & x;
33
34
35 endmodule
36
37
20 |
```

Figure 34: Demux using Logic Gates




Figure 35: Schematic



Figure 36: Simulation

Aim: To implement a Four Bit Comparator

In this section, we implement a four-bit comparator, which is a digital circuit that compares two binary numbers and determines their relative magnitude (greater than, less than, or equal to). This is essential in digital systems for decision-making processes.

```
21 |
22 - module comparator_2023UEE0140(
23
         input [3:0] a, b,
         output fl, f2, f3
24
25
26
         wire x0,x1,x2,x3;
27
         assign x0 = ~(a[0] ^ b[0]);
28
         assign xl = \sim(a[1] ^ b[1]);
29
         assign x2 = ~(a[2] ^b[2]);
30
         assign x3 = ~(a[3] ^ b[3]);
31
         assign fl = x0 & x1 & x2 & x3;
32
33
34
         assign f2 = (x3 \& x2 \& x1 \& a[0] \& \sim b[0]) |
35
                      (x3 & x2 & a[1] & ~b[1]) |
36
                      (x3 & a[2] & ~b[2]) |
37
                      (a[3] & ~b[3]);
38
39
         assign f3 = ((b[3] & ~a[3]) |
40
                       (x3 & b[2] & ~a[2]) |
41
                       (x3 & x2 & b[1] & ~a[1]) |
42
                       (x3 & x2 & x1 & b[0] & ~a[0]));
43
44 🖨 endmodule
45
```

Figure 37: Comparator using Gates




Figure 38: Schematic

Name	Value	10,999,998 ps
> 🕶 a[3:0]	6	6
> 🕶 b[3:0]	9	9
₩ f1	0	
₩ f2	0	
₩ f3	1	
1₫ x0	0	
™ x1	0	
1⊌ x2	0	
1 a x3	0	

Figure 39: Simulation for b > a



Figure 40: Simulation for b < a




Figure 41: Simulation for b =a

Conclusion

The implemented codes and designs for basic logic gates, multiplexers, demultiplexers, half adders, full adders and comparators demonstrated the versatility and effectiveness of Verilog in digital system design. Each Combinational logic circuit highlighted the significance of various design approaches, enabling the successful execution of complex logic functions essential for digital circuits.

```
data_assign_2023UEE0134.v * × Untitled 7
E:/Vivado/ckt5/ckt5.srcs/sources_1/new/data_assign_2023UEE0134.v
                           l X
16
         // Revision:
17
         // Revision 0.01 - File Created
         // Additional Comments:
18
19
         20 🖯
21 🖯
         /*integer a,b;
22
            initial begin
23
                assign a = -3.75;
24
                assign b = 4.23;
25 🖨
            end*/
26
         //For real Datatype
27 🖯
         module data assign 2023UEE0134();
28
            integer a;
29
            real b;
30 🖨
            initial begin
     0
31
                assign a = -3.75;
     0
32 :
                assign b = 4.23;
33 🖨
            end
34 ⊖
         endmodule
25
```

Figure 16: Real Data Type




Figure 17: Simulation

Aim: To implement Four Bit Half Adder

In this section, we implement a four-bit half adder, which extends the concept of a basic half adder to handle multi-bit inputs.




Figure 18: Verilog code for Half Adder




Figure 19: Simulation




Figure 20: Schematic

Aim: To implement Four Bit Full Adder

This section describes the implementation of a four-bit full adder, which adds two four-bit binary numbers and produces a sum and carry output.

```
Project Summary × Schematic × fourbitfulladder_2023UEE0134.v
E:/Vivado/ckt7/ckt7.srcs/sources_1/new/fourbitfulladder_2023UEE0134.v
Q 📓 🛧 🥕 🐰 🖺 🛍 🗙 // 🖩 🗘
15
    // Revision:
    // Revision 0.01 - File Created
    // Additional Comments:
18
19
21
23 
module fourbitfulladder_2023UEE0134(
                             // 4-bit input a
24
         input [3:0] a,
25
         input [3:0] b,
                                 // 4-bit input b
                                 // Carry-in for the full adder
26
         input carry_in,
27
         output [3:0] sum,
                                 // 4-bit sum output
28
         output carry_out
                                 // Carry-out from the full adder
    wire [3:0] carry; // Intermediate carry outputs
30
31
32
        // Full adder for each bit
        assign sum[0] = a[0] ^ b[0] ^ carry_in;
                                                   // Sum for the least significant bit
33
        assign\ carry[0]\ =\ (a[0]\ \&\ b[0])\ |\ (carry\_in\ \&\ (a[0]\ ^\ b[0]));\ //\ \textit{Carry}\ for\ the\ \textit{least}\ \textit{significant}\ \textit{bit}
34
35
        assign sum[1] = a[1] ^ b[1] ^ carry[0];
                                                       // Sum for the next bit
37
        assign carry[1] = (a[1] & b[1]) | (carry[0] & (a[1] ^ b[1])); // Carry for the next bit
38
        assign sum[2] = a[2] ^ b[2] ^ carry[1];
                                                       // Sum for the next bit
        assign carry[2] = (a[2] \& b[2]) \mid (carry[1] \& (a[2] ^ b[2])); // Carry for the next bit
40
41
42
         assign sum[3] = a[3] ^ b[3] ^ carry[2];
                                                       // Sum for the most significant bit
        assign carry_out = (a[3] & b[3]) | (carry[2] & (a[3] ^ b[3])); // Final carry-out
43
44 🖨 endmodule
```

Figure 21: Verilog code for Full Adder




Figure 22: Simulation




Figure 23: Schematic

Aim: To implement 4 X 1 MUX with Gates

In this section, we implement a 4-to-1 multiplexer (MUX) using basic gates. A MUX selects one of several input signals and forwards the selected input to a single output line.

```
muxwithgates_2023UEE0134.v × Untitled 12
                                                                                    ? 🗆 🖸
E:/Vivado/ckt8/ckt8.srcs/sources_1/new/muxwithgates_2023UEE0134.v
Q 🗎 ← 🕕 🐰 🖺 🖍 📈 🖩 ♀
                                                                                        ٥
21
22
23 🖨
         module muxwithgates_2023UEE0134(
24
                                // Input 0
            input a,
                                // Input 1
25
            input b,
                                // Input 2
26
            input c,
                                // Input 3
27
            input d,
28
           input [1:0] sel,
                                // 2-bit select signal
29
            output y
                                // Output
30
31
            wire w0, w1, w2, w3; // Intermediate wires
32
            // Generate intermediate signals
     0
33
            assign w0 = a & ~sel[1] & ~sel[0]; // Select input a
     0
            assign w1 = b & \simsel[1] & sel[0]; // Select input b
34
     0
            assign w2 = c & sel[1] & ~sel[0]; // Select input c
35
            assign w3 = d & sel[1] & sel[0]; // Select input d
36
37
            // Final output
     0
38
            assign y = w0 | w1 | w2 | w3; // MUX output
39 ⊖
        endmodule
```

Figure 24: Verilog Code for 4 X 1 MUX




Figure 25: Simulation




Figure 26: Schematic

Aim: To implement 4 X 1 MUX with If Else Statements

This section implements a 4-to-1 multiplexer using if-else statements, showcasing an alternative approach to MUX design.




Figure 27: Verilog Code for 4X1 MUX with if-else statements




Figure 28: Simulation




Figure 29: Schematic

Aim: To implement 4 X 1 MUX with Case Statement

In this section, we design a 4-to-1 multiplexer using a case statement, further diversifying the design approaches for the MUX.

```
muxwithcasestatement 2023UEE0134.v
                                 × Untitled 14
E:/Vivado/ckt10/ckt10.srcs/sources_1/new/muxwithcasestatement_2023UEE0134.v
                    X
                        ×
22
23 ♀
         module muxwithcasestatement_2023UEE0134(
24
             input a,
                                  // Input 0
25
             input b,
                                   // Input 1
             input c,
                                   // Input 2
26
27
             input d,
                                   // Input 3
28
             input [1:0] sel,
                                   // 2-bit select signal
29
             output reg y
                                   // Output
30
31 ⊝ ○
             always @(*) begin
32 ⊖
     0
             case (sel)
     0
33
               2'b00: y = a;
                                  // Select input a
34
      0
                                 // Select input b
               2'b01: y = b;
      \circ
35
               2'b10: y = c;
                                  // Select input c
      0
36
                                  // Select input d
               2'b11: y = d;
37
               default: y = 1'b0; // Default case (optional)
38 🖯
             endcase
39 🖨
           end
40 🖨
         endmodule
```

Figure 30: Verilog Code for 4X1 MUX with case statement




Figure 31: Simulation




Figure 32: Schematic

Aim: To implement DEMUX

The aim of this section is to design a Demultiplexer (DEMUX), which is a device that takes a single input and routes it to one of several outputs based on the value of control signals. This implementation is crucial for understanding how data can be selectively routed in digital systems.

```
× Untitled 15*
demux_2023UEE0134.v
E:/Vivado/ckt11/ckt11.srcs/sources_1/new/demux_2023UEE0134.v
                             ■ X // ■ 0

→ X ■
Q
19
20 🖨
21
22
23 🖯
         module demux_2023UEE0134(
24
             input d,
                                    // Input data
25
             input [1:0] sel,
                                    // 2-bit select signal
26
                                    // 4-bit output
             output reg [3:0] y
27
             ):
28 🖨
      0
             always @(*) begin
      0
29 ⊟
             case (sel)
      0
               2'b00: y = 4'b0001; // Output 0
30
      0
               2'b01: y = 4'b0010; // Output 1
31
      0
32
               2'b10: y = 4'b0100; // Output 2
      0
33
               2'b11: y = 4'b1000; // Output 3
      0
34
               default: y = 4'b0000; // Default case (optional)
35 ⊝
             endcase
36 🖒
           end
37 🖨
         endmodule
```

Figure 33: Verilog Code for Demux




Figure 34: Simulation




Figure 35: Schematic

Aim: To implement a Four Bit Comparator

In this section, we implement a four-bit comparator, which is a digital circuit that compares two binary numbers and determines their relative magnitude (greater than, less than, or equal to). This is essential in digital systems for decision-making processes.

```
?
Project Summary × comparator_2023UEE0134.v
                                                                                                     ? 🗆 🖸
E:/Vivado/ckt12/ckt12.srcs/sources_1/new/comparator_2023UEE0134.v
ø
                                                                                                         ^
23 module comparator_2023UEE0134(
                             // 4-bit input a
2.4
         input [3:0] a,
                                // 4-bit input b
25
         input [3:0] b,
                                // Output signal (1 if a == b, 0 otherwise)
26
         output equal
27
         );
28
         wire a0_eq_b0;
                                 // Comparison for bit 0
                                 // Comparison for bit 1
29
         wire al_eq_b1;
                                 // Comparison for bit 2
30
         wire a2_eq_b2;
31
                                // Comparison for bit 3
         wire a3_eq_b3;
32
         // Compare each bit using AND and NOT gates
          assign a0_{eq_b0} = (a[0] \cdot b[0]); // Check if bit 0 is equal
33
          assign a1_eq_b1 = \sim(a[1] ^ b[1]); // Check if bit 1 is equal
34
          assign a2_eq_b2 = \sim(a[2] ^ b[2]); // Check if bit 2 is equal assign a3_eq_b3 = \sim(a[3] ^ b[3]); // Check if bit 3 is equal
35
36
37
          // Final output: a is equal to b if all bits are equal
38
         assign equal = a0_eq_b0 & a1_eq_b1 & a2_eq_b2 & a3_eq_b3; // AND all comparisons
39 🖨 endmodule
```

Figure 36: Verilog Code for 4 bit Comparator




Figure 37: Simulation




Figure 38: Schematic

Conclusion

The implemented codes and designs for basic logic gates, multiplexers, demultiplexers, half adders, full adders and comparators demonstrated the versatility and effectiveness of Verilog in digital system design. Each Combinational logic circuit highlighted the significance of various design approaches, enabling the successful execution of complex logic functions essential for digital circuits.