

Krishna

2023UEE0140

Digital Design Lab Report

Aim: Implement basic Logic Gates in Verilog

This section covers the implementation of basic logic gates such as AND, OR, and NOT using Verilog. The logic gates are fundamental building blocks in digital design, and their implementation showcases how digital systems process binary information.

```
22 |  
23 | module gates_2023UEE0140(  
24 |     input a,  
25 |     input b,  
26 |     output y1, y2, y3, y4, y5, y6, y7  
27 | );  
28 |  
29 |     assign y1 = a & b;  
30 |     assign y2 = a | b;  
31 |     assign y3 = a ^ b;  
32 |     assign y4 = ~a;  
33 |     assign y5 = ~(a | b);  
34 |     assign y6 = ~(a & b);  
35 |     assign y7 = ~(a ^ b);  
36 |  
37 | endmodule  
38 |
```

Figure 1: Verilog code to design basic logic gates




Figure 2: Simulation




Figure 3: Schematic

Aim: To implement basic logic gates with if-else in Verilog

In this section, we implement basic logic gates using the if-else conditional statements. This approach helps understand how control flow can be used in digital design to achieve similar results

```

23 module gates_ifelse_2023UEE0140(
24     input a, b,           // Inputs a and b
25     output reg c, d, e, f, g, h, i // Outputs for different gates
26 );
27
28 // AND gate
29 always @(a, b)
30     if (a == 1 && b == 1) c = 1;
31     else c = 0;
32
33 // OR gate
34 always @(a, b)
35     if (a == 1 || b == 1) d = 1;
36     else d = 0;
37
38 // XOR gate
39 always @(a, b)
40     if (a != b) e = 1;
41     else e = 0;
42
43 // NAND gate
44 always @(a, b)
45     if (!(a == 1 && b == 1)) f = 1;
46     else f = 0;
47

```

```

48 // NOR gate
49 always @(a, b)
50     if (!(a == 1 || b == 1)) g = 1;
51     else g = 0;
52
53 // NOT gate for 'a'
54 always @(a)
55     if (a == 1) h = 0;
56     else h = 1;
57
58 // NOT gate for 'b'
59 always @(b)
60     if (b == 1) i = 0;
61     else i = 1;
62
63 endmodule
64

```

Figure 4, 5 Verilog Code to design basic logic gates using If-Else




Figure 6: Simulation




Figure 7: Schematic

Aim: To implement Full Adder using OR and And Gates in Verilog and also with XOR gate.

The full adder is a crucial component in arithmetic logic units. This section details the implementation of a full adder using both AND/OR gates and XOR gates, highlighting the differences in design approaches.

```

22 |
23 | module fullAdder1_2023UEE0140(
24 |     input x,y,z,
25 |     output s, c
26 | );
27 |     assign s = x^y^z;
28 |     assign c = (x&y) | (y&x) | (z&x);
29 | endmodule
30 |

```

Figure 8: Verilog Code for Full Adder using And and OR Gates




Figure 9: Schematic

```

> module fullAdder_wire2023UEE140(
>     input x,y,z,
>     output s, c
> );
>     wire y1, y2, y3;
>     assign y1 = x^y;
>     assign y2 = x&y;
>     assign s = y1^z;
>     assign y3 = z&y1;
>     assign c = y3|y2;
> endmodule
>

```

Figure 10: Full Adder using wires and XOR gate




Figure 11: Schematic

```

23 module fullAdder2_2023UEE0140(
24     input x,y,z,
25     output s, c
26 );
27     assign s = x^y^z;
28     assign c = z&(x^y) | (x&y);
29 endmodule
30
31

```

Figure 12: Verilog Code for Full Adder using XOR Gate




Figure 13: Schematic




Figure 14: Simulation

Aim: To understand Data Assignment (Real/Integer) in Verilog

This section explores data assignment in Verilog, focusing on real and integer types. Understanding these data types is essential for managing data accurately in digital systems.

```
23 module integer_2023UEE0140();
24     integer a;
25     integer b;
26     initial
27     begin
28         assign a = -3.75;
29         assign b = 4.23;
30     end
31 endmodule
--
```

Figure 15: Integer Data Type

Name	Value	Data Type
> a[31:0]	-4	Array
> b[31:0]	4	Array

Name	Value
> a[31:0]	ffffffc
> b[31:0]	00000004




Figure 16: Simulation

```
23 module real_2023UEE0140();
24     integer a;
25     real b;
26     initial
27     begin
28         assign a = -3.75;
29         assign b = 4.23;
30     end
31 endmodule
32
```

Figure 17: Real Data Type

Name	Value	Data Type
> a[31:0]	-4	Array
b	4.23	Float Type

Name	Value
> a[31:0]	ffffffc
b	4.23




Figure 18: Simulation

Aim: To implement Four Bit Half Adder

In this section, we implement a four-bit half adder, which extends the concept of a basic half adder to handle multi-bit inputs.

```
23 module Adder_2023UEE0140(  
24     a,b,s,c  
25 );  
26     input [3:0] a;  
27     input [3:0] b;  
28     output [3:0] s;  
29     output [3:0] c;  
30     assign s = a^b;  
31     assign c = a&b;  
32 endmodule
```

Figure 19: Verilog code for Half Adder




Figure 20: Simulation




Figure 21: Schematic

Aim: To implement Four Bit Full Adder

This section describes the implementation of a four-bit full adder, which adds two four-bit binary numbers and produces a sum and carry output.

```

21
22
23 module fullAddder_4bit_2023UEE0140(
24     input [3:0] a, // 4-bit input a
25     input [3:0] b, // 4-bit input b
26     output [3:0] s, // 4-bit sum output
27     output c_out // Carry-out of the last bit
28 );
29     wire [3:0] c; // Intermediate carry signals
30
31     // Full Addder for each bit
32     assign s[0] = a[0] ^ b[0]; // Sum of the least significant bit
33     assign c[0] = a[0] & b[0]; // Carry-out of the least significant bit
34
35     assign s[1] = a[1] ^ b[1] ^ c[0]; // Sum of the second bit
36     assign c[1] = (a[1] & b[1]) | (a[1] & c[0]) | (b[1] & c[0]); // Carry-out
37
38     assign s[2] = a[2] ^ b[2] ^ c[1]; // Sum of the third bit
39     assign c[2] = (a[2] & b[2]) | (a[2] & c[1]) | (b[2] & c[1]); // Carry-out
40
41     assign s[3] = a[3] ^ b[3] ^ c[2]; // Sum of the most significant bit
42     assign c_out = (a[3] & b[3]) | (a[3] & c[2]) | (b[3] & c[2]); // Final carry-out
43
44 endmodule

```

Figure 22: Verilog code for four-bit Full Addder




Figure 23: Simulation




Figure 24: Schematic

Aim: To implement 4 X 1 MUX with Gates

In this section, we implement a 4-to-1 multiplexer (MUX) using basic gates. A MUX selects one of several input signals and forwards the selected input to a single output line.


```

23 module Mux_4x1_2023UEE0140(
24     input x0, x1, x2, x3, s0, s1,
25     output y
26 );
27     assign y = (~s0&~s1&x0) | (~s0&s1&x1) | (s0&~s1&x2) | (s0&s1&x3);
28 endmodule
29

```

Figure 25: MUX using gates




Figure 26: Schematic

```

23 module Mux4x1_If_2023UEE0140(
24     input x0, x1, x2, x3, s0, s1,
25     output reg y
26 );
27
28     always @(x0, x1, x2, x3, s0, s1)
29     begin
30         if (s0 == 0 && s1 == 0)
31             y = x0;
32         else if (s0 == 0 && s1 == 1)
33             y = x1;
34         else if (s0 == 1 && s1 == 0)
35             y = x2;
36         else if (s0 == 1 && s1 == 1)
37             y = x3;
38     end
39
40 endmodule

```

Figure 27: MUX using IF-Else




Figure 28: Schematic

```

23 module Mux4x1_Case_2023UEE0140(
24     input x0, x1, x2, x3, s0, s1,
25     output reg y
26 );
27 always @(x0, x1, x2, x3, s0, s1, y
28 begin
29     case({s0, s1})
30         2'b00: y = x0;
31         2'b01: y = x1;
32         2'b10: y = x2;
33         2'b11: y = x3;
34     endcase
35 end
36
37 endmodule
38

```

Figure 29: MUX using Case statement




Figure 30: Schematic




Figure 31: Schematic

Aim: To implement DEMUX

The aim of this section is to design a Demultiplexer (DEMUX), which is a device that takes a single input and routes it to one of several outputs based on the value of control signals. This implementation is crucial for understanding how data can be selectively routed in digital systems.

```

23 module Demux_2023UEE0140(
24     input a,s0,s1,
25     output reg o0, o1, o2, o3
26 );
27 always @(a,s0,s1,o0,o1,o2,o3)
28 begin
29     o0 = 0;
30     o1 = 0;
31     o2 = 0;
32     o3 = 0;
33     case({s0, s1})
34         2'b00: o0 = a;
35         2'b01: o1 = a;
36         2'b10: o2 = a;
37         2'b11: o3 = a;
38     endcase
39 end
40 endmodule

```

Figure 32: Demux Verilog Code




Figure 33: Schematic

```

23 module demux_1x4_Gates_2023UEE0140 (
24     input [1:0] s,
25     input x,
26     output y0, y1, y2, y3
27 );
28
29 // Direct assignments for outputs based on sect lines
30 assign y0 = (~s[1] & ~s[0]) & x;
31 assign y1 = (~s[1] & s[0]) & x;
32 assign y2 = (s[1] & ~s[0]) & x;
33 assign y3 = (s[1] & s[0]) & x;
34
35 endmodule
36
37
38

```

Figure 34: Demux using Logic Gates




Figure 35: Schematic




Figure 36: Simulation

Aim: To implement a Four Bit Comparator

In this section, we implement a four-bit comparator, which is a digital circuit that compares two binary numbers and determines their relative magnitude (greater than, less than, or equal to). This is essential in digital systems for decision-making processes.

```

41 |
22 | module comparator_2023UEE0140(
23 |     input [3:0] a, b,
24 |     output f1, f2, f3
25 | );
26 |     wire x0,x1,x2,x3;
27 |     assign x0 = ~(a[0] ^ b[0]);
28 |     assign x1 = ~(a[1] ^ b[1]);
29 |     assign x2 = ~(a[2] ^ b[2]);
30 |     assign x3 = ~(a[3] ^ b[3]);
31 |
32 |     assign f1 = x0 & x1 & x2 & x3;
33 |
34 |     assign f2 = (x3 & x2 & x1 & a[0] & ~b[0]) |
35 |                 (x3 & x2 & a[1] & ~b[1]) |
36 |                 (x3 & a[2] & ~b[2]) |
37 |                 (a[3] & ~b[3]);
38 |
39 |     assign f3 = ((b[3] & ~a[3]) |
40 |                 (x3 & b[2] & ~a[2]) |
41 |                 (x3 & x2 & b[1] & ~a[1]) |
42 |                 (x3 & x2 & x1 & b[0] & ~a[0]));
43 |
44 | endmodule
45 |

```

Figure 37: Comparator using Gates




Figure 38: Schematic




Figure 39: Simulation for $b > a$




Figure 40: Simulation for $b < a$




Figure 41: Simulation for $b = a$

Conclusion

The implemented codes and designs for basic logic gates, multiplexers, demultiplexers, half adders, full adders and comparators demonstrated the versatility and effectiveness of Verilog in digital system design. Each Combinational logic circuit highlighted the significance of various design approaches, enabling the successful execution of complex logic functions essential for digital circuits.


```

16      // Revision:
17      // Revision 0.01 - File Created
18      // Additional Comments:
19      //
20      //////////////////////////////////////
21      /*integer a,b;
22          initial begin
23              assign a = -3.75;
24              assign b = 4.23;
25          end*/
26      //For real Datatype
27      module data_assign_2023UEE0134();
28          integer a;
29          real b;
30          initial begin
31              assign a = -3.75;
32              assign b = 4.23;
33          end
34      endmodule
35

```

Figure 16: Real Data Type




Figure 17: Simulation

Aim: To implement Four Bit Half Adder

In this section, we implement a four-bit half adder, which extends the concept of a basic half adder to handle multi-bit inputs.

```

15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22 //four bit half adder
23 module fourbithalfadder_2023UEE0134(
24     input [3:0] a,           // 4-bit input a
25     input [3:0] b,           // 4-bit input b
26     output [3:0] sum,        // 4-bit sum output
27     output [3:0] carry       // 4-bit carry output
28 );
29     assign sum = a ^ b;      // Sum is XOR of inputs
30     assign carry = a & b;    // Carry is AND of inputs
31
32 endmodule
33

```

Figure 18: Verilog code for Half Adder




Figure 19: Simulation




Figure 20: Schematic

Aim: To implement Four Bit Full Adder

This section describes the implementation of a four-bit full adder, which adds two four-bit binary numbers and produces a sum and carry output.

```

Project Summary x Schematic x fourbitfulladder_2023UEE0134.v x
E:/Vivado/ckt7/ckt7.srcs/sources_1/new/fourbitfulladder_2023UEE0134.v

15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module fourbitfulladder_2023UEE0134(
24     input [3:0] a,           // 4-bit input a
25     input [3:0] b,           // 4-bit input b
26     input carry_in,         // Carry-in for the full adder
27     output [3:0] sum,        // 4-bit sum output
28     output carry_out         // Carry-out from the full adder
29 );
30 wire [3:0] carry;           // Intermediate carry outputs
31
32 // Full adder for each bit
33 assign sum[0] = a[0] ^ b[0] ^ carry_in; // Sum for the least significant bit
34 assign carry[0] = (a[0] & b[0]) | (carry_in & (a[0] ^ b[0])); // Carry for the least significant bit
35
36 assign sum[1] = a[1] ^ b[1] ^ carry[0]; // Sum for the next bit
37 assign carry[1] = (a[1] & b[1]) | (carry[0] & (a[1] ^ b[1])); // Carry for the next bit
38
39 assign sum[2] = a[2] ^ b[2] ^ carry[1]; // Sum for the next bit
40 assign carry[2] = (a[2] & b[2]) | (carry[1] & (a[2] ^ b[2])); // Carry for the next bit
41
42 assign sum[3] = a[3] ^ b[3] ^ carry[2]; // Sum for the most significant bit
43 assign carry_out = (a[3] & b[3]) | (carry[2] & (a[3] ^ b[3])); // Final carry-out
44 endmodule

```

Figure 21: Verilog code for Full Adder




Figure 22: Simulation




Figure 23: Schematic

Aim: To implement 4 X 1 MUX with Gates

In this section, we implement a 4-to-1 multiplexer (MUX) using basic gates. A MUX selects one of several input signals and forwards the selected input to a single output line.

```

21
22
23 module muxwithgates_2023UEE0134(
24     input a,           // Input 0
25     input b,           // Input 1
26     input c,           // Input 2
27     input d,           // Input 3
28     input [1:0] sel,    // 2-bit select signal
29     output y            // Output
30 );
31     wire w0, w1, w2, w3; // Intermediate wires
32     // Generate intermediate signals
33     assign w0 = a & ~sel[1] & ~sel[0]; // Select input a
34     assign w1 = b & ~sel[1] & sel[0];  // Select input b
35     assign w2 = c & sel[1] & ~sel[0];  // Select input c
36     assign w3 = d & sel[1] & sel[0];   // Select input d
37     // Final output
38     assign y = w0 | w1 | w2 | w3; // MUX output
39 endmodule

```

Figure 24: Verilog Code for 4 X 1 MUX




Figure 25: Simulation




Figure 26: Schematic

Aim: To implement 4 X 1 MUX with If Else Statements

This section implements a 4-to-1 multiplexer using if-else statements, showcasing an alternative approach to MUX design.

```

Project Summary x Schematic x muxwithifelse_2023UEE0134.v x Schematic (2) x
E:/Vivado/ckt9/ckt9.srcs/sources_1/new/muxwithifelse_2023UEE0134.v

13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module muxwithifelse_2023UEE0134(
24     input a,           // Input 0
25     input b,           // Input 1
26     input c,           // Input 2
27     input d,           // Input 3
28     input [1:0] sel,   // 2-bit select signal
29     output reg y       // Output
30 );
31     always @(*) begin
32         if (sel == 2'b00) begin
33             y = a;           // Select input a
34         end else if (sel == 2'b01) begin
35             y = b;           // Select input b
36         end else if (sel == 2'b10) begin
37             y = c;           // Select input c
38         end else if (sel == 2'b11) begin
39             y = d;           // Select input d
40         end
41     end
42 endmodule

```

Figure 27: Verilog Code for 4X1 MUX with if-else statements




Figure 28: Simulation




Figure 29: Schematic

Aim: To implement 4 X 1 MUX with Case Statement

In this section, we design a 4-to-1 multiplexer using a case statement, further diversifying the design approaches for the MUX.

```

muxwithcasestatement_2023UEE0134.v x Untitled 14 x
E:/Vivado/ckt10/ckt10.srscs/sources_1/new/muxwithcasestatement_2023UEE0134.v

22
23 module muxwithcasestatement_2023UEE0134(
24     input a,           // Input 0
25     input b,           // Input 1
26     input c,           // Input 2
27     input d,           // Input 3
28     input [1:0] sel,   // 2-bit select signal
29     output reg y        // Output
30 );
31 always @(*) begin
32     case (sel)
33         2'b00: y = a;    // Select input a
34         2'b01: y = b;    // Select input b
35         2'b10: y = c;    // Select input c
36         2'b11: y = d;    // Select input d
37         default: y = 1'b0; // Default case (optional)
38     endcase
39 end
40 endmodule

```

Figure 30: Verilog Code for 4X1 MUX with case statement




Figure 31: Simulation




Figure 32: Schematic

Aim: To implement DEMUX

The aim of this section is to design a Demultiplexer (DEMUX), which is a device that takes a single input and routes it to one of several outputs based on the value of control signals. This implementation is crucial for understanding how data can be selectively routed in digital systems.

demux_2023UEE0134.v x Untitled 15* x

E:/Vivado/ckt11/ckt11.srcs/sources_1/new/demux_2023UEE0134.v

```

19 //
20 ///////////////////////////////////////////////////////////////////
21
22
23 module demux_2023UEE0134(
24     input d,           // Input data
25     input [1:0] sel,    // 2-bit select signal
26     output reg [3:0] y  // 4-bit output
27 );
28 always @(*) begin
29     case (sel)
30         2'b00: y = 4'b0001; // Output 0
31         2'b01: y = 4'b0010; // Output 1
32         2'b10: y = 4'b0100; // Output 2
33         2'b11: y = 4'b1000; // Output 3
34         default: y = 4'b0000; // Default case (optional)
35     endcase
36 end
37 endmodule

```

Figure 33: Verilog Code for Demux




Figure 34: Simulation




Figure 35: Schematic

Aim: To implement a Four Bit Comparator

In this section, we implement a four-bit comparator, which is a digital circuit that compares two binary numbers and determines their relative magnitude (greater than, less than, or equal to). This is essential in digital systems for decision-making processes.

```

Project Summary x comparator_2023UEE0134.v x
E:/Vivado/ckt12/ckt12.srscs/sources_1/new/comparator_2023UEE0134.v

23 module comparator_2023UEE0134(
24     input [3:0] a,          // 4-bit input a
25     input [3:0] b,          // 4-bit input b
26     output equal            // Output signal (1 if a == b, 0 otherwise)
27 );
28 wire a0_eq_b0;             // Comparison for bit 0
29 wire a1_eq_b1;             // Comparison for bit 1
30 wire a2_eq_b2;             // Comparison for bit 2
31 wire a3_eq_b3;             // Comparison for bit 3
32 // Compare each bit using XOR and AND gates
33 assign a0_eq_b0 = ~(a[0] ^ b[0]); // Check if bit 0 is equal
34 assign a1_eq_b1 = ~(a[1] ^ b[1]); // Check if bit 1 is equal
35 assign a2_eq_b2 = ~(a[2] ^ b[2]); // Check if bit 2 is equal
36 assign a3_eq_b3 = ~(a[3] ^ b[3]); // Check if bit 3 is equal
37 // Final output: a is equal to b if all bits are equal
38 assign equal = a0_eq_b0 & a1_eq_b1 & a2_eq_b2 & a3_eq_b3; // AND all comparisons
39 endmodule

```

Figure 36: Verilog Code for 4 bit Comparator




Figure 37: Simulation




Figure 38: Schematic

Conclusion

The implemented codes and designs for basic logic gates, multiplexers, demultiplexers, half adders, full adders and comparators demonstrated the versatility and effectiveness of Verilog in digital system design. Each Combinational logic circuit highlighted the significance of various design approaches, enabling the successful execution of complex logic functions essential for digital circuits.