

# NTE7476 Integrated Circuit TTL – Dual J–K Flip–Flop with Preset and Clear

## **Description:**

The NTE7476 is a dual J–K flip–flop in a 16–Lead plastic DIP type package that contains two independent J–K positive–edge–triggered flip–flops with individual J–K clock, preset, and clear inputs. J–K input is loaded into the master while the clock is high and transferred to the slave on the high–to–low transition. J and K inputs must be stable while the clock is high.

Absolute Maximum Ratings: (Note 1)

Supply Voltage, V <sub>CC</sub>	7V
Input Voltage	5.5V
Operating Temperature Range, T <sub>A</sub>	0°C to +70°C
Storage Temperature Range, T <sub>stg</sub>	°C to +150°C

Note 1. Voltage values are with respect to network ground terminal.

### **Recommended Operating Conditions:**

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V
High-Level Input Voltage	V <sub>IH</sub>	2	-	-	V
Low-Level Input Voltage	V <sub>IL</sub>	_	-	0.8	V
High-Level Output Current	Іон	_	-	-0.4	mA
Low-Level Output Current	I <sub>OL</sub>	_	-	16	mA
Pulse Duration CLK High	t <sub>w</sub>	20	_	_	ns
CLK Low		47	-	-	ns
PRE or CLR Low		25	-	-	ns
Setup Time Before CLK ↑	t <sub>su</sub>	0	_	-	ns
Input Hold Time Data After CLK ↓	t <sub>h</sub>	0	_	-	ns
Operating Temperature Range	T <sub>A</sub>	0	_	+70	°C

#### **Electrical Characteristics**: (Note 2, Note 3)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Clamp Voltage	V <sub>IK</sub>	$V_{CC} = MIN, I_I = -12mA$	_	_	-1.5	V
High Level Output Voltage	V <sub>OH</sub>	$V_{CC} = MIN, V_{IH} = 2V, V_{IL} = 0.8V, I_{OH} = -0.4mA$	2.4	3.4		V
Low Level Output Voltage	V <sub>OL</sub>	$V_{CC} = MIN, V_{IH} = 2V, V_{IL} = 0.8V, I_{OL} = 16mA$	_	0.2	0.4	V
Input Current	l <sub>l</sub>	$V_{CC} = MAX, V_I = 5.5V$	_	_	1	mA
High Level Input Current J or K	I <sub>IH</sub>	$V_{CC} = MAX, V_I = 2.4V$	_	_	40	μΑ
All Other			_	_	80	μΑ
Low Level Input Current J or K	I <sub>IL</sub>	$V_{CC} = MAX, V_I = 0.4V$	_	_	-1.6	mA
All Other (Note 4)			_	_	-3.2	mΑ
Short-Circuit Output Current	Ios	V <sub>CC</sub> = MAX, Note 5	-18	_	-57	mA
Supply Current	Icc	V <sub>CC</sub> = MAX, Note 6	_	10	20	mA

- Note 2. .For conditions shown as MIN or MAX, use the appropriate value specified under "Recommended Operation Conditions".
- Note 3. All typical values are at  $V_{CC} = 5V$ ,  $T_A = +25$ °C.
- Note 4. Clear is tested with preset high and preset is tested with clear high.
- Note 5. Not more than one output should be shorted at a time.
- Note 6. With all outputs open,  $I_{CC}$  is measured with the Q and  $\overline{Q}$  outputs high in turn. At the time of measurement, the clock input is grounded.

# <u>Switching Characteristics</u>: $(V_{CC} = 5V, T_A = +25^{\circ}C)$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Maximum Clock Frequency	f <sub>max</sub>	$R_L = 400\Omega, C_L = 15pF$	15	20	-	MHz
Propagation Delay Time	t <sub>PLH</sub>	]	_	16	25	ns
(From PRE or CLR input to Any Q Output)	t <sub>PHL</sub>		_	25	40	ns
Propagation Delay Time	t <sub>PLH</sub>		_	16	25	ns
(From CLK input to Any Q Output)	t <sub>PHL</sub>		_	25	40	ns

#### **Function Tables:**

Inputs			Out	puts		
PRE	CLR	CLK	J	K	Q	Q
L	Н	X	Χ	Х	Н	L
Н	L	Χ	Χ	X	L	Н
L	L	X	Χ	X	H †	H †
Н	Н	工	L	L	$Q_0$	$\overline{Q}_0$
Н	Н	工	Н	L	Н	L
Н	Н	工	L	Н	L	Н
Н	Н	工	Н	Н	Toggle	

<sup>†</sup> This configuration is nonstable; that is, it will not persist when wither preset or clear returns to its inactive (high) level.

