

MIT WORLD PEACE UNIVERSITY

Digital Electronics and Computer Architecture  
Second Year B. Tech, Semester 3

---

---

DESIGN AND IMPLEMENTATION OF  
ASYNCHRONOUS COUNTERS USING  
JK- FLIP FLOP.

---

---

PRACTICAL REPORT

Krishnaraj Thadesar  
Cyber Security and Forensics  
Batch A2, PA 34

October 11, 2022

# Contents

<b>1 Objectives</b>	<b>1</b>
<b>2 Problem Statement</b>	<b>1</b>
<b>3 ICs Used</b>	<b>1</b>
<b>4 Platform Used</b>	<b>1</b>
<b>5 Theory</b>	<b>1</b>
5.1 Counters . . . . .	1
5.2 Types of Counters . . . . .	1
5.3 Asynchronous Counters . . . . .	2
5.4 Advantages of Asynchronous Counters . . . . .	2
5.5 Applications of Asynchronous Counters . . . . .	2
5.6 Involved Truth Tables . . . . .	3
5.6.1 NAND Gate . . . . .	3
5.6.2 Truth Table of 3 Bit Asynchronous UP Counter . . . . .	3
5.6.3 Truth Table of 3 Bit Asynchronous DOWN Counter . . . . .	3
5.6.4 Function Table of the IC7476 . . . . .	4
<b>6 Pin Diagrams of ICs Used</b>	<b>5</b>
6.1 Pin Diagram of IC7476 . . . . .	5
6.2 Pin Diagram of IC7400 . . . . .	5
6.3 Timing diagram of a 3-bit asynchronous counter . . . . .	6
<b>7 Design and Implementation</b>	<b>6</b>
7.1 Circuit diagram of a 3-bit asynchronous counter: (3 Bit Asynchronous - UP Counter / Modulus 8) . . . . .	6
7.2 Circuit diagram of a 3-bit asynchronous counter: (3 Bit Asynchronous - DOWN Counter / Modulus 8) . . . . .	7
7.3 Circuit Diagram MOD 5 (101) UP Asynchronous Counter - (Truncated Counter) using JK- Flip flop . . . . .	8
<b>8 Procedure</b>	<b>8</b>
<b>9 Conclusion</b>	<b>8</b>
<b>10 FAQs</b>	<b>9</b>

## **1 Objectives**

1. To understand the operation of Asynchronous counter
2. To design and implement MOD-N asynchronous counter using JK - Flip flop

## **2 Problem Statement**

Design and Implement asynchronous counter using JK- Flip flop

## **3 ICs Used**

1. IC7400 (NAND Gate)
2. IC7476 (Dual Master Slave JK Flip Flop)

## **4 Platform Used**

Digital Trainer Kit

## **5 Theory**

### **5.1 Counters**

*A Counter is a device which stores the number of times a particular event or process has occurred, often in relationship to a clock signal.*

Counters are used in digital electronics for counting purpose, they can count specific event happening in the circuit.

For example, in UP counter a counter increases count for every rising edge of clock. Not only counting, a counter can follow the certain sequence based on our design like any random sequence 0,1,3,2 ...

They can also be designed with the help of flip flops. The main properties of a counter are timing, sequencing, and counting. Counter works in two modes

1. Up Counter
2. Down Counter

### **5.2 Types of Counters**

Counters are broadly divided into two categories:

1. Asynchronous counter
2. Synchronous counter

### 5.3 Asynchronous Counters

In asynchronous counter we don't use universal clock, only first flip flop is driven by main clock and the clock input of rest of the following flip flop is driven by output of previous flip flops.

The Asynchronous counter is also known as the ripple counter. Below is a diagram of the 2-bit Asynchronous counter in which we used two T flip-flops. Apart from the T flip flop, we can also use the JK flip flop by setting both of the inputs to 1 permanently. The external clock pass to the clock input of the first flip flop, i.e., FF-A and its output, i.e., is passed to clock input of the next flip flop, i.e., FF-B.




Figure 1: Asynchronous Counter

### 5.4 Advantages of Asynchronous Counters

1. Asynchronous counters can be easily designed by T flip flop or D flip flop.
2. These are also called as Ripple counters, and are used in low speed circuits.
3. They are used as Divide by- n counters, which divide the input by n, where n is an integer.
4. Asynchronous counters are also used as Truncated counters. These can be used to design any mod number counters, i.e. even Mod (ex: mod 4) or odd Mod (ex: mod3).

### 5.5 Applications of Asynchronous Counters

1. They are used as frequency dividers where the frequency of given pulse waveform is divided. Counters are sequential circuit that count the number of pulses can be either in binary code or BCD form.
2. Asynchronous counters are used as frequency dividers, as divide by N counters.
3. These are used for low power applications and low noise emission.
4. These are used in designing asynchronous decade counter.
5. Also used in Ring counter and Johnson counter.
6. Asynchronous counters are used in Mod N ripple counters. EX: Mod 3, Mod 4, Mod 8, Mod 14, Mod 10 etc.

## 5.6 Involved Truth Tables

### 5.6.1 NAND Gate

A	B	Q
0	0	1
0	1	1
1	0	1
1	1	0

### 5.6.2 Truth Table of 3 Bit Asynchronous UP Counter





No of negative or Positive edge of Clock	Q0 LSB	Q1	Q2 MSB
0	0	0	0
1	1	0	0
2	0	1	0
3	1	1	0
4	0	0	1
5	1	0	1
6	0	1	1
7	1	1	1

### 5.6.3 Truth Table of 3 Bit Asynchronous DOWN Counter

No of negative or Positive edge of Clock	Q0 LSB	Q1	Q2 MSB
0	0	0	0
1	1	1	1
2	0	1	1
3	1	0	1
4	0	0	1
5	1	1	0
6	0	1	0
7	1	0	0

#### 5.6.4 Function Table of the IC7476

**Function Tables:**

Inputs					Outputs	
$\overline{\text{PRE}}$	$\overline{\text{CLR}}$	CLK	J	K	Q	$\overline{\text{Q}}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H <sup>†</sup>	H <sup>†</sup>
H	H		L	L	Q <sub>0</sub>	$\overline{\text{Q}}_0$
H	H		H	L	H	L
H	H		L	H	L	H
H	H		H	H	Toggle	

<sup>†</sup> This configuration is nonstable; that is, it will not persist when wither preset or clear returns to its inactive (high) level.

Figure 2: Function Table for IC 7476

## 6 Pin Diagrams of ICs Used

### 6.1 Pin Diagram of IC7476




Figure 3: Pin Diagram for IC 7476

### 6.2 Pin Diagram of IC7400

7400 Quad 2-input NAND Gates




Figure 4: Pin Diagram for IC 7400

### 6.3 Timing diagram of a 3-bit asynchronous counter




Figure 5: Timing diagram of a 3-bit asynchronous counter

## 7 Design and Implementation

### 7.1 Circuit diagram of a 3-bit asynchronous counter: (3 Bit Asynchronous - UP Counter / Modulus 8)




Figure 6: Circuit diagram of a 3-bit asynchronous counter - UP



**7.2 Circuit diagram of a 3-bit asynchronous counter: (3 Bit Asynchronous - DOWN Counter / Modulus 8)**




Figure 7: Circuit diagram of a 3-bit asynchronous counter - Down




Figure 8: Circuit diagram of a 3-bit Mod Counter

## 8 Procedure

1. Design Sequential circuit logic circuit as per given problem statement.
2. Connect the IC 74LS76 and other basic logic gate ICs as per diagram.
3. Give VCC supply and ground connection to each IC.
4. Give clock to first JK FF.
5. Observe the output and verify the truth table.
6. Switch off the power supply of trainer kit.

## 9 Conclusion

*Thus, we have learnt a fundamental application and working of the IC 7476, and verified the truth table of its dual Master Slave JK Flip Flops. The Logic of Flip Flops was understood in detail, and implemented on the Digital Trainer Kit. Asynchronous counters were also implemented with MOD 8 and MOD 5 as 2 Separate Circuits on the Trainer kit. Their results were observed, noted and understood.*

## **10 FAQs**

**1. One of the major drawbacks to the use of asynchronous counters is?**

While counting large number of bits, the propagation delay of asynchronous counters is very large. For high clock frequencies, counting errors may occur, due to propagation delay.

**2. How many flip-flops are required to construct a decade counter?**

In Binary we can count to 10 in just 4 bits, and so 4 Bit Asynchronous counter is to be implemented. That means we would require 4 Flip Flops, 1 for each bit.

**3. The terminal count of a typical modulus 10 binary counter is?**

The Terminal Count of a Typical Mod 10 Binary counter is 9, which would be represented as 1001