
CPU Organisation: Registers, ALU, Control



CPU: Central Processing Unit, ALU: Arithmetic and Logic Unit

wl 2018 5.1

Fetch-Execute Cycle

- Fetch the *Instruction*
- > Increment PC
- > <u>Decode</u> the *Instruction*
- > Fetch the *Operands*
- > Execute the Operation
- > Store the *Results*
- > Repeat Forever

- (address in Program Counter PC)
- (prepared to get next instruction)
- (find out tasks to do)
- (data needed for the tasks)
- (do the tasks, may involve ALU)
- (in a register or in memory)

High/Low-Level Languages, Machine Code

High-Level Language (e.g. Java, C++, Haskell)

A = B + C

Assignment Statement

Low-Level Language: Assembly Language (e.g. Intel IA-32, PowerPC, ARM etc, Java Bytecode)

LOAD R2, B ADD R2, C STORE R2, A R2 = M[b] R2 = R2 + M[c]M[a] = R2

(Binary) Machine Code

 Machine Code Instructions

The Toy1 Architecture

➤ Maximum of 1024 x 16-bit memory words
Memory is Word Addressed

Two's Complement Integer Representation

> 4 General Purpose Registers (16-bit): R0, R1, R2, R3

> Up to 16 "Instructions", e.g. LOAD, ADD, STORE

Toy1 Instruction Set

- P LOAD Register, [MemoryAddress]
 Register = Memory [MemoryAddress]
- > STORE Register, [MemoryAddress]
 Memory [MemoryAddress] = Register
- P ADD Register , [MemoryAddress]
 Register = Register + Memory [MemoryAddress]
- > SUB Register, [MemoryAddress]
 Register = Register Memory [MemoryAddress]

Toy1 Instruction Format

Assembly Instruction e.g. ADD R2, C

Machine Code OPCODE REG ADDRESS

4-bit 2-bit 10-bit

Instruction Fields

OPeration CODE (Selects CPU Instruction)

REGister (Specifies 1st Operand for Instruction)

ADDRESS (Specifies 2nd Operand for Instruction)


Instruction Field Encoding

OPCODE REG ADDRESS

	4-bit	2-bit		10-bit	16-bit Instruction
>	> OPCODE (4-bit)		OAD TORE DD UB	0001 0010 0011 0100	
>	> REG (2-bit)		egister 0 egister 1 egister 2 egister 3	00 01 10 11	

> ADDRESS 10-bit Memory Word Address

Memory Placement (Program)



MEMORY

Memory Placement (Data)

Assembly
Instruction




Data

Memory Address

$$A = 0$$

$$B = 9$$

$$C = 6$$



MEMORY

CPU Organisation: Overview

