

FIFO_DESIGN SIMULATION RESULTS

WRITE : 6 Full=0 Empty=1

WRITE : 7 Full=0 Empty=0

WRITE : 8 Full=0 Empty=0

WRITE : 9 Full=0 Empty=0

READ : 0 Full=0 Empty=0

READ : 6 Full=0 Empty=0

WRITE : 10 Full=0 Empty=0

WRITE : 15 Full=0 Empty=0

READ : 7 Full=0 Empty=0

READ : 8 Full=0 Empty=0

READ : 9 Full=0 Empty=0

READ : 10 Full=0 Empty=0

** Note: \$finish : C:/Users/ragha/Documents/verilog
projects/work/work/fifo_testbench.v(78)

Time: 275 ns Iteration: 0 Instance: /fifo_tb