



San Francisco Bay University
CE305 - Computer Organization
2023 Fall Homework #3


1. Simplify the following Boolean logic functions to the format in sum of product first and then create a truth table in Excel for each as the verification reference of the circuit design, finally implement by online tools at <https://circuitverse.org/simulator>

a. $f = (A + \bar{C} + \bar{D})(\bar{B} + \bar{C} + D)(A + \bar{B} + \bar{C})$

Truth Table:

A	B	C	D	$\sim C$	$F = A + A.(\sim C)$
0	0	0	0	1	0
0	0	0	1	1	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	1	0
0	1	0	1	1	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	1	1
1	0	0	1	1	1
1	0	1	0	0	1
1	0	1	1	0	1
1	1	0	0	1	1
1	1	0	1	1	1
1	1	1	0	0	1
1	1	1	1	0	1

Circuit equation:




b. $f = (Z + X)(\bar{Z} + \bar{Y})(\bar{Y} + X)$

Truth Table:

X	Y	Z	$\sim X$	$\sim Y$	$\sim Z$	$Z \sim Y$	$X \sim Z \sim Y$	$Z \sim Y X$	$X \sim Z$	$X \sim Y$	f
0	0	0	1	1	1	0	0	0	0	0	0
0	0	1	1	1	0	1	0	0	0	0	1
0	1	0	1	0	1	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0
1	0	0	0	1	1	0	1	0	1	1	1
1	0	1	0	1	0	1	0	1	0	1	1
1	1	0	0	0	1	0	0	0	1	0	1
1	1	1	0	0	0	0	0	0	0	0	0

Circuit equation:




c. $f = \overline{(X + Y)}Z + \bar{X}\bar{Y}\bar{Z}$


Truth Table:

X	Y	Z	$\sim X$	$\sim Y$	$\sim Z$	$\sim X \sim Y Z$	$\sim X \sim Y \sim Z$	f
0	0	0	TRUE	TRUE	TRUE	FALSE	TRUE	1
0	0	1	TRUE	TRUE	FALSE	TRUE	FALSE	1
0	1	0	TRUE	FALSE	TRUE	FALSE	FALSE	0
0	1	1	TRUE	FALSE	FALSE	FALSE	FALSE	0
1	0	0	FALSE	TRUE	TRUE	FALSE	FALSE	0
1	0	1	FALSE	TRUE	FALSE	FALSE	FALSE	0
1	1	0	FALSE	FALSE	TRUE	FALSE	FALSE	0
1	1	1	FALSE	FALSE	FALSE	FALSE	FALSE	0

Circuit equation:




2. Design signal bit full adder based on the truth table and circuit on chapter 3 lecture handouts first and then create 4-bit "Adder-Subtractor circuit" as follows to implement arithmetic addition and subtraction operations.
- If $S = 0$ in the circuit, then $X_3 = B_3, X_2 = B_2, X_1 = B_1$ and $X_0 = B_0$, so the adder circuit simply adds A and B when $C_0 = S = 0$ (carry in = 0).
 - If $S = 1$, then $X_3 = \overline{B_3}, X_2 = \overline{B_2}, X_1 = \overline{B_1}$ and $X_0 = \overline{B_0}$. Since $C_0 = S = 1$, the circuit is equivalent to adding the 2's complement of B to A , that is, implementing subtraction operation " $A-B$ ".




Verify your design with the following testcases by the conversion from decimal to binary as inputs A and B

(a) $A + B = 7 + (-3) = 4$

$7 = 0111, -3 = 1101, 4 = 0100$



(b) $A - B = -6 - (-1) = -5$
 $-6 = 1010, -1 = 1111, -5 = 1011$




- The following circuit is to simulate the MARIE assembly instruction "load 003", which means that it moves this instruction saved in the certain location of the memory to the instruction register (IR) using 16 D-Flip Flops within CPU.

Assembly instruction
load 003

Machine code
0001_0000_0000_0011


Address in Memory ⇒

IR within CPU ⇒




Based on the above circuit, please implement the following MARIE assembly instructions by translating assembly code to machine code depending on the given lookup table in chapter 4 lecture handouts


Load 104



Add 105



Store 106



Halt

