CS39001: Computer Organization Laboratory KGP-RISC

Group: 58
Aritra Mitra - 20CS30006
Shiladitya De - 20CS30061

Instruction Format:

R-format:

opcode	rs	rt	shamt	No Use	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

Instructions with R-format:

- add
- comp
- and
- xor
- shll
- shllv
- shrl
- shrlv
- shra
- shrav
- diff

I-format:

opcode	rs	No Use	Immediate value
6 bits	5 bits	5 bits	16 bit

Instructions with I-format:

- addi
- compi

Base Addressing-format:

oncode	ro	rt	Offset/Immediate
opcode	rs	π	Offset/Immediate

6 bits

5 bits

5 bits

16 bits

Instructions with Base Addressing-format:

- lw
- sw

J1-format:

opcode rs Direct address

6 bits

5 bits

21 bits

Instructions with J1-format:

- br
- bltz
- bz
- bnz

J2-format:

opcode	Direct address
--------	----------------

6 bits 26 bits

Instructions with J2-format:

- b
- bl
- bcy
- bncy

Class	Instruction	Opcode	Function
Arithmetic	add	000000	000000
	comp	000000	000001
Logic	and	000001	000000
	xor	000001	000001
Shift	shll	000010	000000
	shrl	000010	000001
	shllv	000010	000010
	shrlv	000010	000011

	shra	000010	000100
	shrav	000010	000101
Memory	lw	000011	_
	sw	000100	_
Complex	diff	000101	_
Arithmetic immediate	addi	000110	_
	compi	000111	_
Branch	b	001000	_
	br	001001	_
	bltz	001010	_
	bz	001011	
	bnz	001100	
	bl	001101	
	bcy	001110	_
	bncy	001111	_

Control Truth Table:

Instr	Opcod e	Func	RDs t	RWri te	MR	MW	MReg	ALUS r	ALUO p	ALUSw	Branc h	JAd	JB
add	000000	000000	00	1	0	0	00	0	0001	0	0	Х	Х
comp	000000	000001	00	1	0	0	00	0	0001	1	0	Х	X
and	000001	000000	00	1	0	0	00	0	0010	0	0	Х	Х
xor	000001	000001	00	1	0	0	00	0	0011	0	0	Х	Х
shll	000010	000000	00	1	0	0	00	1	0100	0	0	Х	Х
shrl	000010	000001	00	1	0	0	00	1	0110	0	0	Х	Х
shllv	000010	000010	00	1	0	0	00	0	0100	0	0	Х	Х
shrlv	000010	000011	00	1	0	0	00	0	0110	0	0	Х	Х

shra	000010	000100	00	1	0	0	00	1	0111	0	0	Х	Х
shrav	000010	000101	00	1	0	0	00	0	0111	0	0	Х	Х
lw	000011		01	1	1	0	01	1	1000	0	0	Х	Х
sw	000100		XX	0	0	1	XX	1	1000	0	0	Х	Х
diff	000101		XX	1	0	0	XX	0	1001	0	0	Х	Х
addi	000110		XX	1	0	0	XX	1	0001	0	0	Х	Х
compi	000111		XX	1	0	0	XX	1	0001	1	0	Х	Х
b	001000		XX	0	0	0	XX	Х	0000	Х	1	0	0
br	001001		XX	0	0	0	XX	Х	0000	Х	1	1	Х
bltz	001010		XX	0	0	0	XX	Х	0000	Х	1	0	1
bz	001011		XX	0	0	0	XX	Х	0000	Х	1	0	1
bnz	001100		xx	0	0	0	XX	Х	0000	X	1	0	1
bl	001101		10	1	0	0	10	Х	0000	Х	1	0	0
bcy	001110		XX	0	0	0	xx	Х	0000	Х	1	0	0
bncy	001111		XX	0	0	0	XX	Х	0000	Х	1	0	0

Description of various control signals:

RDst: This signal determines the register in which output is to be written.

Rwrite: This determines whether writing operation is to be done or not.

MR: This determines whether data is to be read from the memory.

MW: This determines whether data is to written to the memory

MReg: This determines what is to be written on the write register. For eg. PC + 4 is to be written on \$ra.

ALUSr: This control signal determines what will be the second input to the ALU. For eg. Whether it is the content of the register or it is an immediate value.

ALUOp: ALUOp is to determine which operation needs to be done in the ALU with the inputs.

ALUSw: ALUSw determines whether it is a complement (2's complement) operation or not.

Branch: This determines whether it is a branching operation or not.

JAd: This determines whether the branching address comes from a register or not. For *br* it is 1.

JB: This signal chooses between the two types of branchings.

Jump Control Truth Table:

Instruction	opcode	Sign	Zero	Carry	JumpValidity
b	001000	Х	Х	Х	1
br	001001	Х	Х	Х	1
bltz	001010	1	0	Х	1
bz	001011	Х	1	X	1
bnz	001100	Х	0	Х	1
bl	001101	Х	Х	Х	1
bcy	001110	Х	Х	1	1
bncy	001111	Х	Х	0	1

As evident from the above table, the JumpValidity = 1 for the unconditional jump cases like b, br, bl etc. but in case of conditional jumps, it is 1 only when the constraints are satisfied. In all other cases, JumpValidity = 0



