CMPE 260 Laboratory Exercise 1

Introduction to Vivado & Simple ALU

Andrei Tumbar
Performed: February 1st
Submitted: February 9th

Lab Section: 1
Instructor: Moskal
TA: Jacob Meyerson

Lecture Section: 2
Professor: Cliver

By submitting this report, you attest that you neither have given nor have received any assistance (including writing, collecting data, plotting figures, tables or graphs, or using previous student reports as a reference), and you further acknowledge that giving or receiving such assistance will result in a failing grade for this course.

Your Signature: _____

Abstract

In this laboratory exercise, the basics of VHDL were revisited and applied by implementing a simple multi-function ALU. The ALU has the ability to apply one of six operations given an input vector. `OR`, `AND`, `XOR`, `SLL` (Shift-Left-Logical), `SRL` (Shift-Right-Logical), and `SRA` (Shift-Right-Arithmetic). These operations are binary operations of N-bit width and could be controlled by the test-bench running the simulation. Two sets of test-benches were written to test the ALU in both 4-bit and 32-bit modes.

Design Methodology

Implementing the 32-bit version of the ALU operations involves providing generic parameters to the ALU chip entity. The generic parameter can be passed down to child ALU functors such as the SLL, SRL etc circuits.
A block diagram was created to illustrate the functionality of the ALU operations given a 4-bit operation select input.



Figure 1: Layout of the N-bit ALU with six operations

Figure 1 shows a block diagram of the generic-sized input ALU `N`. The select signal (`OP`) is

4 bits long and therefore there are 16 different inputs this signal can take. The multiplexer in the diagram will handle a subset of the inputs to bind the outputs of valid `OP` values. Figure 1 shows the six valid operations and their corresponding binary values labeled. Each operation will take two N-wire signals `A` and `B`.

Right-shift design

To design the right-shift operations `SRL` (logical) and `SRA` (arithmetic), a similar approach was taken when compared to the `SLL` implementation. A table of every shift up to `N` bits was computed. Based on the shift amount `B`, a different vector at index `B` in the shift table was chosen. Shifts above `N` will output a `0` signal. The difference between the arithmetic and logical shifts is the value that the left bits are filled with. For a logical shift, the are always 0, for an arithmetic shift, they are equal to the value of the most significant bit in the input `A`.

Results & Analysis

To test the VHDL source code, a test-bench was written to analyse the behaviour of the circuit and all of its operations.
A behavioural waveform was generated.



Figure 2: Screen capture of behavioural simulation in 32-bits

Figure 2 shows the waveforms generated from running a behavioural simulation of the VHDL test-bench. All values are denoted in hexadecimal representation for easy readability. The signals are split into three sections, Generic Testcases, Edge Testcases, and Operators. The operators section are simply constants signal values for each type of operation. These are used to understand the `OP_EDGE` signal values.
The Generic Testcases will test 4 different combinations of inputs `A` and `B` on all 6 different ALU operations. The output signals simulated in parallel and are named `[OP]_Y` where `[OP]` is the ALU operation being performed.

Following the behavioural simulation, a Post-Implementation Timing simulation was performed. A corresponding waveform was generated.



Figure 3: Screen capture of timing simulation in 32-bits

The simulation test-bench is identical to the one shown in Figure 2. In this simulation, the gate delays associated with the Baysis 3 FPGA were taken into account. The output signals are seen to change values several nano-seconds after the inputs change.

Testcases

There are two sets of testcases provided in simulations shown in Figure 2 and 3. The first set labeled generic testcases are a set of four different inputs run on every operation. The ALU operations are all run in parallel and shown an different signals. The `B` input on all four of these test cases is always chosen to be low so that the shift operations will not overflow. Two of the `A` inputs are chosen such that the most significant bit is `1` so that the difference between `SRL` and `SRA` may be tested. The right shift operations can be seen to work properly as the arithmetic shift correctly fills the left bits with `1` and the logic shift fill these bits with `0`. All other operations show expected results.
The second set of testcases labeled edge cases are a set of special input/output/operation combinations used to verify the fidelity of each implemented operation. These operations provide additional spot checking to verify the ALU implementation.

Conclusion

This laboratory exercise revisited the basic of VHDL to create a six function ALU with `OR`, `XOR`, `AND`, `SLL`, `SRL`, `SRA` operations. A test-bench was created to verify the output signals generated by the synthesized ALU module. This exercise was successful as all of the expected outputs were generated as well as reasonable timing delays during the timing simulation for the Baysis 3 FPGA.

Demo results



Figure 4: Behavioural simulation 4-bits



Figure 5: Post-synthesis timing simulation



Figure 6: Synthesis Schematic



Figure 7: Synthesis Utilization Report



Figure 8: Post-Implementation Timing simulation



Figure 9: SRL Schematic diagram



Figure 10: Behavioural simulation 32-bits



Figure 11: Post-Implementation Timing simulation 32-bits