

CMPE 260 Laboratory Exercise 1
Introduction to Vivado & Simple ALU

Andrei Tumbar
Performed: February 1st
Submitted: February 9th

Lab Section: 1
Instructor: Moskal
TA: Jacob Meyerson

Lecture Section: 2
Professor: Cliver

By submitting this report, you attest that you neither have given nor have received any assistance (including writing, collecting data, plotting figures, tables or graphs, or using previous student reports as a reference), and you further acknowledge that giving or receiving such assistance will result in a failing grade for this course.

Your Signature: _____

Abstract

In this laboratory exercise, the basics of VHDL were revisited and applied by implementing a simple multi-function ALU. The ALU has the ability to apply one of six operations given an input vector. OR, AND, XOR, SLL (Shift-Left-Logical), SRL (Shift-Right-Logical), and SRA (Shift-Right-Arithmetic). These operations are binary operations of N-bit width and could be controlled by the test-bench running the simulation. Two sets of test-benches were written to test the ALU in both 4-bit and 32-bit modes.

Design Methodology

Implementing the 32-bit version of the ALU operations involves providing generic parameters to the ALU chip entity. The generic parameter can be passed down to child ALU functors such as the SLL, SRL etc circuits.

A block diagram was created to illustrate the functionality of the ALU operations given a 4-bit operation select input.




Figure 1: Layout of the N-bit ALU with six operations

Figure 1 shows a block diagram of the generic-sized input ALU N. The select signal (OP) is

4 bits long and therefore there are 16 different inputs this signal can take. The multiplexer in the diagram will handle a subset of the inputs to bind the outputs of valid OP values. Figure 1 shows the six valid operations and their corresponding binary values labeled. Each operation will take two N-wire signals A and B.

Right-shift design

To design the right-shift operations **SRL** (logical) and **SRA** (arithmetic), a similar approach was taken when compared to the **SLL** implementation. A table of every shift up to N bits was computed. Based on the shift amount B, a different vector at index B in the shift table was chosen. Shifts above N will output a 0 signal. The difference between the arithmetic and logical shifts is the value that the left bits are filled with. For a logical shift, they are always 0, for an arithmetic shift, they are equal to the value of the most significant bit in the input A.

Results & Analysis

To test the VHDL source code, a test-bench was written to analyse the behaviour of the circuit and all of its operations.

A behavioural waveform was generated.




Figure 2: Screen capture of behavioural simulation in 32-bits

Figure 2 shows the waveforms generated from running a behavioural simulation of the VHDL test-bench. All values are denoted in hexadecimal representation for easy readability. The signals are split into three sections, Generic Testcases, Edge Testcases, and Operators. The operators section are simply constants signal values for each type of operation. These are used to understand the **OP_EDGE** signal values.

The Generic Testcases will test 4 different combinations of inputs A and B on all 6 different ALU operations. The output signals simulated in parallel and are named **[OP]_Y** where **[OP]** is the ALU operation being performed.

Name	Value	0.000 ns	50.000 ns	100.000 ns	150.000 ns	200.000 ns	250.000 ns	300.000 ns	350.000 ns	400.000 ns	450.000 ns	500.000 ns	550.000 ns	600.000 ns	650.000 ns	700.000 ns	750.000 ns
Generic Testcases																	
♥ A31[0]	0000000a			abcdef12	000000ab										abcdef12		
♥ B31[0]	00000001		00000001	00000004	00000008	00000007									12345678		
♥ OR_Y31[0]	XXXXXXXX		0000000b	abcdef18	abcdef1a	0000000a	00000000								bcdfffa		
♥ AND_Y31[0]	XXXXXXXX		00000000	00000000	00000000	00000003	00000000								02044010		
♥ XOR_Y31[0]	XXXXXXXX		0000000b	abcdef18	abcdef1a	0000000a	00000000								b9f9b96a		
♥ SLL_Y31[0]	XXXXXXXX		00000014	bcdcf128	cdcf1280	00005580									00000000		
♥ SRL_Y31[0]	XXXXXXXX		00000005	0abcdef1	00abcdef	00000001									fffffffe		
♥ SRA_Y31[0]	XXXXXXXX		00000005	fabcdef1	ffabcdef	00000001									00000000		
Edge Testcases																	
♥ EDGE_A31[0]	00000006		00000006	f0000000	00000000	0000000f	00000005	0000000a	00000000	0000000f	00000005	0000000a	00000005	0000000a	00000005	0000000a	00000005
♥ EDGE_B31[0]	00000002		00000002	00000002	00000002	0000000f	0000000a	0000000f	0000000a	0000000f	0000000a	0000000f	0000000a	0000000f	0000000a	0000000f	0000000a
♥ EDGE_Y31[0]	XXXXXXXX		00000001	00000001	00000000	0000000f	0000000f	0000000f	0000000f	0000000f	0000000f	0000000f	0000000f	0000000f	0000000f	0000000f	0000000f
♥ OP_EDGE3[0]	d		d	e	f	a	b	c	d	e	f	a	b	c	d	e	f
Operators																	
♥ OP_OR3[0]	B													B			
♥ OP_AND3[0]	A													A			
♥ OP_XOR3[0]	C													C			
♥ OP_SLL3[0]	c													c			
♥ OP_SRL3[0]	d													d			
♥ OP_SRA3[0]	e													e			
N	32													32			
delay	40000 ps													40000 ps			

4