Experiment 5: Sequential Circuits 1

Krutheeka R K J, Roll Number: 200070038 EE-214, WEL, IIT Bombay September 28, 2021

Overview of the experiment:


The objective of this experiment is to design and construct **Sequence Generator** in VHDL environment using Quartus software. We synthesize and simulate a device which generates a certain sequence upon every input clock pulse and on reset, the sequence will go into default sequence i.e. 2 in this case. In this experiment, we will also use **Scan chain** to test the correctness of the design.

Approach to the experiment:


We will be using both the approaches: Structural and Behavioral.

Structural modelling is used where we instantiate the components and describe the interconnection of the components we defined. Behavioral and Data Flow modelling is used where we describe the behavior of the circuit and define sequential statements.

We used Quartus to compile the designs, synthesize the RTL view and ModelSim to simulate our digital design. We will test the design on hardware (Krypton board) using Scan chain.



Present State(Q2Q1Q0)	Next state(nQ2nQ1nQ0)	D2D1D0
000(0)	110(6)	110
001(1)	011(3)	011
010(2)	000(0)	000
011(3)	101(5)	101
100(4)	010(2)	010
101(5)	100(4)	100
110(6)	111(7)	111
111(7)	001(1)	001



Design document and VHDL code:

```
STRUCTURAL MODELLING:
1.D-FLIP FLOP:
library ieee;
use ieee.std_logic_1164.all;
package flipflops is

component dff2 is port(D,clk,reset:in std_logic;Q:out std_logic);
end component dff2;

component dff1 is port(D,clk,reset:in std_logic;Q:out std_logic);
end component dff1;

component dff0 is port(D,clk,reset:in std_logic;Q:out std_logic);
end component dff0;

end package flipflops; --we define different d-flipflops for 3 bits
```


```
library ieee;
use ieee.std_logic_1164.all;
entity dff2 is port(D,clk,reset:in std_logic;Q:out std_logic);
end entity dff2;
architecture behav of dff2 is
begin
dff2: process (clk,reset)
begin
--on reset make Q = 0 or 1 based on requirement
if(reset='1')then
Q <= '0';
--when there is a change in clock pulse and the present clock value is '1'
elsif (CLK'event and (CLK='1')) then
Q \leftarrow D;
end if;
end process dff2;
end behav;
library ieee;
use ieee.std_logic_1164.all;
entity dff1 is
port(D,clk,reset:in std_logic;
       Q:out std_logic);
end entity dff1;
architecture behav of dff1 is
begin
dff1: process (clk,reset)
begin
if(reset='1')then
Q <= '1';
elsif (CLK'event and (CLK='1')) then
Q \leftarrow D;
end if;
end process dff1;
end behav;
library ieee;
use ieee.std_logic_1164.all;
entity dff0 is port(D,clk,reset:in std_logic;Q:out std_logic);
```


```
end entity dff0;
architecture behav of dff0 is
begin
dff0: process (clk,reset)
begin
if(reset='1')then
0 <= '0';
elsif (CLK'event and (CLK='1')) then
Q \leftarrow D;
end if;
end process dff0;
end behav;
2. SEQUENCE GENERATOR:
library ieee;
use ieee.std logic 1164.all;
library work;
use work.flipflops.all;
entity sequence generator structural is
      port (reset,clock: in std_logic;
                    y:out std_logic_vector(2 downto 0));
end entity sequence_generator_structural;
architecture struct of sequence_generator_structural is
      signal D2,D1,D0 :std_logic;
      signal Q:std_logic_vector(2 downto 0);
begin
--The logic expressions
D2 \le Q(2) \times (Q(1) \times Q(0));
D1<= (Q(2) and (not Q(0))) or ((not Q(2)) and (not Q(1)));
D0<= ((not Q(2)) and Q(0)) or (Q(2) and Q(1));
Y(2) <= Q(2);
Y(1) <= Q(1);
Y(0) \leftarrow Q(0);
dff_0 : dff0 port map(D => D0, clk => clock, reset => reset, Q => Q(0));
--01
dff_1: dff1 port map(D => D1, clk => clock, reset => reset, Q => Q(1));
--Q2
dff_2: dff2 port map(D => D2, clk => clock, reset => reset, Q => Q(2));
end struct;
```

```
BEHAVIORAL MODELLING:
library ieee;
use ieee.std_logic_1164.all;
entity sequence_behavior is
port (reset,clock: in std_logic;
y:out std_logic_vector(2 downto 0));
end entity sequence_behavior;
architecture behav of sequence behavior is
--defines the signal that gets involved in sequential process
signal state:std logic vector(2 downto 0);
constant s_2:std_logic_vector(2 downto 0):="010";
constant s_0:std_logic_vector(2 downto 0):="000";
constant s_1:std_logic_vector(2 downto 0):="001";
constant s_3:std_logic_vector(2 downto 0):="011";
constant s_4:std_logic_vector(2 downto 0):="100";
constant s_5:std_logic_vector(2 downto 0):="101";
constant s_6:std_logic_vector(2 downto 0):="110";
constant s 7:std logic vector(2 downto 0):="111";
begin
-- we use case statements to tell which state comes after the present state
reg_process: process(clock,reset)
begin
if(reset='1')then
state<= s 2; -- write the reset state</pre>
elsif(clock'event and clock='1')then
case state is
      --reset
      when s_2=>
                     state<=s_0;
      when s_0 =>
                     state<=s_6;
              when s_1 =>
                     state<=s_3;</pre>
              when s_3 =>
                     state<=s 5;
              when s_4 =>
                     state<=s_2;
              when s 5 = >
                     state<=s_4;</pre>
              when s 6 \Rightarrow
                     state<=s_7;</pre>
              when s 7 \Rightarrow
                     state<=s_1;</pre>
```

```
when others=>
    state<= s_2;-- write the reset state
    end case;
end if;
end process reg_process;
y<=state;
end behav;</pre>
```

RTL View:






DUT Input/Output Format:

Input: <reset><clock> LSB: <clock> MSB: <reset> Output: <Y2><Y1><Y0> Test cases: 01 000 000 00 000 111 01 110 000 Scan Chain input/output: Input Output Remarks 00 011 Success 01 101 Success 00 101 Success


RTL Simulation:

STRUCTURAL MODELLING:



Gate-level Simulation:

STRUCTURAL MODELLING:



Observations:

