

2. GNU Make

The "make" utility automates the mundane aspects of building executable from source code. "make" uses a so-called `makefile`, which contains rules on how to build the executables.

You can issue `"make --help"` to list the command-line options; or `"man make"` to display the man pages.

2.1 First Makefile By Example

Let's begin with a simple example to build the Hello-world program (`hello.c`) into executable (`hello.exe`) via make utility.

```
1 // hello.c
2 #include <stdio.h>
3
4 int main() {
5     printf("Hello, world!\n");
6     return 0;
7 }
```

Create the following file named `"makefile"` (without any file extension), which contains rules to build the executable, and save in the same directory as the source file. Use `"tab"` to indent the command (NOT spaces).

```
all: hello.exe

hello.exe: hello.o
    gcc -o hello.exe hello.o

hello.o: hello.c
    gcc -c hello.c

clean:
    rm hello.o hello.exe
```

Run the "make" utility as follows:

```
> make
gcc -c hello.c
gcc -o hello.exe hello.o
```

Running make without argument starts the target `"all"` in the `makefile`. A `makefile` consists of a set of rules. A rule consists of 3 parts: a target, a list of pre-requisites and a command, as follows:

```
target: pre-req-1 pre-req-2 ...
    command
```

The *target* and *pre-requisites* are separated by a colon (:). The *command* must be preceded by a tab (NOT spaces).

When make is asked to evaluate a rule, it begins by finding the files in the prerequisites. If any of the prerequisites has an associated rule, make attempts to update those first.

In the above example, the rule `"all"` has a pre-requisite `"hello.exe"`. make cannot find the file `"hello.exe"`, so it looks for a rule to create it. The rule `"hello.exe"` has a pre-requisite `"hello.o"`. Again, it does not exist, so make looks for a rule to create it. The rule `"hello.o"` has a pre-requisite `"hello.c"`. make checks that `"hello.c"` exists and it is newer than the target (which does not exist). It runs the command `"gcc -c hello.c"`. The rule `"hello.exe"` then run its command `"gcc -o hello.exe hello.o"`. Finally, the rule `"all"` does nothing.

More importantly, if the pre-requisite is not newer than than target, the command will not be run. In other words, the command will be run only if the target is out-dated compared with its pre-requisite. For example, if we re-run the make command:

```
> make
make: Nothing to be done for `all'.
```

You can also specify the target to be made in the make command. For example, the target `"clean"` removes the `"hello.o"` and `"hello.exe"`. You can then run the make without target, which is the same as `"make all"`.

```
> make clean
rm hello.o hello.exe

> make
gcc -c hello.c
gcc -o hello.exe hello.o
```

Try modifying the `"hello.c"` and run make.

NOTES:

- If the *command* is not preceded by a tab, you get an error message "makefile:4: *** missing separator. Stop."
- If there is no makefile in the current directory, you get an error message "make: *** No targets specified and no makefile found. Stop."
- The makefile can be named "makefile", "Makefile" or "GNUMakefile", without file extension.

2.2 More on Makefile

Comment & Continuation

A comment begins with a # and lasts till the end of the line. Long line can be broken and continued in several lines via a back-slash (\).

Syntax of Rules

A general syntax for the rules is:

```
target1 [target2 ...]: [pre-req-1 pre-req-2 ...]
    [command1
      command2
      .....]
```

The rules are usually organized in such a way the more general rules come first. The overall rule is often named "all", which is the default target for make.

Phony Targets (or Artificial Targets)

A target that does not represent a file is called a phony target. For example, the "clean" in the above example, which is just a label for a command. If the target is a file, it will be checked against its pre-requisite for out-of-date-ness. Phony target is always out-of-date and its command will be run. The standard phony targets are: all, clean, install.

Variables

A variable begins with a \$ and is enclosed within parentheses (...) or braces {...}. Single character variables do not need the parentheses. For example, \$(CC), \$(CC_FLAGS), \$@, \$^.

Automatic Variables

Automatic variables are set by make after a rule is matched. There include:

- \$@: the target filename.
- \$*: the target filename without the file extension.
- \$<: the first prerequisite filename.
- \$^: the filenames of all the prerequisites, separated by spaces, discard duplicates.
- \$+: similar to \$^, but includes duplicates.
- \$?: the names of all prerequisites that are newer than the target, separated by spaces.

For example, we can rewrite the earlier makefile as:

```
all: hello.exe

# $@ matches the target; $< matches the first dependent
hello.exe: hello.o
    gcc -o $@ $<

hello.o: hello.c
    gcc -c $<

clean:
    rm hello.o hello.exe
```

Virtual Path - VPATH & vpath

You can use VPATH (uppercase) to specify the directory to search for dependencies and target files. For example,

```
# Search for dependencies and targets from "src" and "include" directories
# The directories are separated by space
VPATH = src include
```

You can also use vpath (lowercase) to be more precise about the file type and its search directory. For example,

```
# Search for .c files in "src" directory; .h files in "include" directory
# The pattern matching character '%' matches filename without the extension
vpath %.c src
vpath %.h include
```

Pattern Rules

A pattern rule, which uses pattern matching character '%' as the filename, can be applied to create a target, if there is no explicit rule. For example,

```
# Applicable for create .o object file.
# '%' matches filename.
# $< is the first pre-requisite
# $(COMPILE.c) consists of compiler name and compiler options
# $(OUTPUT_OPTIONS) could be -o $@
%.o: %.c
    $(COMPILE.c) $(OUTPUT_OPTION) $<

# Applicable for create executable (without extension) from object .o object file
# $^ matches all the pre-requisites (no duplicates)
%: %.o
    $(LINK.o) $^ $(LOADLIBES) $(LDLIBS) -o $@
```

Implicit Pattern Rules

Make comes with a huge set of implicit pattern rules. You can list all the rule via --print-data-base option.