



Counters - external pulses

"Counter name"





CTU





dr hab. inż. Stefan Brock

"Counter name"



dr hab. inż. Stefan Brock

"Counter name"



dr hab. inż. Stefan Brock







Figure 8-30 Optical incremental encoder.






```

PROGRAM PLC_PRG
VAR
    //Inputs
    Stop : BOOL ; // NC
    Start : BOOL ; //NO
    Sensor : BOOL ; //NO
    //Output
    M1 , M2 , NormalWork : BOOL ;
    //Constants
    RefNumber : WORD := 4 ;
    TimeM2 : TIME := T#10S ;
    // Variables & Blocks
    Counter1 : CTU ;
    CurrentNumber : WORD ;
    Timer2 : TON ;
    CurrentTime : TIME ;
END_VAR

```

dr hab. inż. Stefan Brock



dr hab. inż. Stefan Brock

Literals - fixed values:

2#11001010

8#377

156

12.0 132.3e-3

Literals of the time description:

t# lub **T#** lub **time#** lub **TIME#**

Units: D days, H hours, M minutes, S seconds and MS milliseconds

The base is 1 ms and the range is from 0 to $2^{32}-1$ ms, it means t#49D17H

Example: 4m15s7ms

dr hab. inż. Stefan Brock

Bit addressing

	MSB	7	6	5	4	3	2	1	LSB
I 0									
I 1									
I 2									
I 3									

I 3 . 4

Bit number in byte (calculated from right to left) - digit from 0 to 7

Sequential number of byte in a given address area

Area identifier. The most important of these are:

I - the discrete input area


Q - discrete output area

M - internal memory area

dr hab. inż. Stefan Brock

Address of bytes and words

Obszar pamięci	Opis	Wymuszony	Trwały
I obraz procesu – wejście	Skopiowany na początku cyklu programu stan wejść fizycznych	Tak	Nie
L:P (fizyczne wejście)	Bezpośredni odczyt wejściowych punktów fizycznych CPU, SB, SM	Nie	Nie
Q obraz procesu – wyjście	Stan skopiowany na początku cyklu programu do wyjść fizycznych	Tak	Nie
Q:P (fizyczne wyjście)	Bezpośredni zapis do wyjściowych punktów fizycznych CPU, SB, SM	Nie	Nie
M pamięć bitowa	Pamięć sterująca i danych	Nie	Tak
L pamięć chwilowa	Chwilowe dane dla bloku, lokalne dla tego bloku	Nie	Nie
DB blok danych	Pamięć danych, jak również parametrów dla FB	Nie	Tak




dr hab. inż. Stefan Brock

dr hab. inż. Stefan Brock

Module	Slot	I address	Q address	Type	Order
	103				
	102				
RS485_1	101			CM 1241 (RS485)	6ES7
PLC_1	1			CPU 1214C DCDC	6ES7
DI14/DO10	1.1	0...1	0...1	DI14/DO10	
AI2	1.2	64...67		AI2	
AO1 x 12bit	1.3		80...81	AO1 signal board	6ES7
HSC_1	1.16	1000.....		High speed count	
HSC_2	1.17			High speed count	
HSC_3	1.18			High speed count	
HSC_4	1.19			High speed count	
HSC_5	1.20			High speed count	
HSC_6	1.21			High speed count	
Pulse_1	1.32			Pulse generator (P)	
Pulse_2	1.33			Pulse generator (P)	
PROFINET I X1				PROFINET interface	
DIB x 24VDC	2	8		SM 1221 DIB x 24	6ES7

Address of bytes and words



dr hab. inż. Stefan Brock

Table 4- 16 Bit and bit sequence data types

Data type	Bit size	Number type	Number range	Constant examples	Address examples
Bool	1	Boolean	FALSE or TRUE	TRUE, 1,	11,0
		Binary	0 or 1	0, 2#0	00,1
		Octal	8#0 or 8#1	8#1	M50,7
		Hexadecimal	16#0 or 16#1	16#1	DB1,DBX2,3
Byte	8	Binary	2#0 to 2#11111111	2#00001111	IB2
		Unsigned integer	0 to 255	15	MB10
		Octal	8#0 to 8#377	8#17	DB1,DBB4
		Hexadecimal	B#16#0 to B#16#FF	B#16#F, 16#F	Tag_name
Word	16	Binary	2#0 to 2#1111111111111111	2#1111000011110000	MW10
		Unsigned integer	0 to 65535	61680	DB1,DBW2
		Octal	8#0 to 8#177777	8#170360	Tag_name
		Hexadecimal	W#16#0 to W#16#FFFFF,	W#16#0F0, 16#0F0	
DWord	32	Binary	2#0 to 2#11111111111111111111111111111111	2#111100001111111110001111	MD10
		Unsigned integer	0 to 4294967295	15793935	DB1,DBD8
		Octal	8#0 to 8#3777777777	8#74177417	Tag_name
		Hexadecimal	DW#16#0000_0000 to DW#16#FFFF_FFFF, 16#0000_0000 to 16#FFFF_FFFF	DW#16#0F0F0F, 16#0F0F0F	

dr hab. inż. Stefan Brock

Table 4- 17 Integer data types (U = unsigned, S = short, D= double)

Data type	Bit size	Number Range	Constant examples	Address examples
USInt	8	0 to 255	78, 2#01001110	MB0, DB1,DBB4, Tag_name
SInt	8	-128 to 127	+50, 16#50	
UInt	16	0 to 65,535	65295, 0	MW2, DB1,DBW2, Tag_name
Int	16	-32,768 to 32,767	30000, +30000	
UDInt	32	0 to 4,294,967,295	4042322160	MD6, DB1,DBD8, Tag_name
DInt	32	-2,147,483,648 to 2,147,483,647	-2131754992	

Table 4- 18 Floating-point real data types (L=Long)

Data type	Bit size	Number range	Constant Examples	Address examples
Real	32	-3.402823e+38 to -1.175 495e-38, +0, +1.175 495e-38 to +3.402823e+38	123,456, -3.4, 1.0e-5	MD100, DB1,DBD8, Tag_name
LReal	64	-1.7976931348623158e+308 to -2.2250736585072014e-308, +0, +2.2250738585072014e-308 to +1.7976931348623158e+308	12345, 123456789e40, 1.2E+40	DB_name,var_name Rules: - No direct addressing support - Can be assigned in an OB, FB, or FC block interface table

dr hab. inż. Stefan Brock

Table 4- 19 Time and date data types

Data type	Size	Range	Constant Entry Examples
Time	32 bits	T#24d_20h_31m_23s_648ms to T#24d_20h_31m_23s_647ms Stored as: -2,147,483,648 ms to +2,147,483,647 ms	T#5m_30s T#1d_2h_15m_30s_45ms TIME#10d20h30m20s630ms 500h10000ms 10d20h30m20s630ms
Date	16 bits	D#1990-1-1 to D#2168-12-31	D#2009-12-31 DATE#2009-12-31 2009-12-31
Time_of_Day	32 bits	TOD#0:0:0:0 to TOD#23:59:59 999	TOD#10:20:30,400 TIME_OF_DAY#10:20:30,400 23:10:1
DTL (Date and Time Long)	12 bytes	Min.: DTL#1970-01-01-00:00:00 0 Max.: DTL#2554-12-31-23:59:59 999 999	DTL#2008-12-16-20:30:20,250

dr hab. inż. Stefan Brock

Table 4- 20 Size and range for DTL

Length (bytes)	Format	Value range	Example of value input
12	Clock and calendar Year-Month-Day:Hour:Minute: Second:Nanoseconds	Min.: DTL#1970-01-01-00:00:00,0 Max.: DTL#2554-12-31-23:59:59 999 999	DTL#2008-12-16-20:30:20,250

Each component of the DTL contains a different data type and range of values. The data type of a specified value must match the data type of the corresponding components.


Table 4- 21 Elements of the DTL structure

Byte	Component	Data type	Value range
0	Year	UINT	1970 to 2554
1	Month	USINT	1 to 12
2	Day	USINT	1 to 31
3	Weekday ¹	USINT	1(Sunday) to 7(Saturday) ¹
4	Hour	USINT	0 to 23
5	Minute	USINT	0 to 59
6	Second	USINT	0 to 59
7	Nanoseconds	UDINT	0 to 999 999 999
8			
9			
10			
11			

dr hab. inż. Stefan Brock





Slice access (Simatic S7 1200/1500)

Figure 3-36: Symbolic bit, byte, word, DWord slice access




dr hab. inz. Stefan Brock

Symbolic Bit, Byte, and Word Access




Scan cycle of PLC




dr hab. inz. Stefan Brock

Scan cycle of PLC



dr hab. inż. Stefan Brock

The synchronous scan cycle eliminates hazard




dr hab. inż. Stefan Brock

Hazard in a digital logic

In digital logic, a hazard in a system is an undesirable effect caused by either imperfections in the system or external influences.


Example: A bulb shouldn't go out, there should always be 1 at the gate output.




Cycle repetition rate

- Cyclic operation - successive cycles as quickly as possible
- Isochronous work - in equal intervals defined by the programmer

Cycle time	Range (ms)	Default
Maximum scan cycle time ¹	1 to 6000	150 ms
Fixed minimum scan cycle time ²	1 to maximum scan cycle time	Disabled



dr hab. inż. Stefan Brock




STARTUP

- A Clears the I (image) memory area
- B Initializes the outputs with either the last value or the substitute value
- C Executes the startup OBs
- D Copies the state of the physical inputs to I memory
- E Stores any interrupt events into the queue to be processed after entering RUN mode
- F Enables the writing of Q memory to the physical outputs


RUN

- ① Writes Q memory to the physical outputs
- ② Copies the state of the physical inputs to I memory
- ③ Executes the program cycle OBs
- ④ Performs self-test diagnostics
- ⑤ Processes interrupts and communications during any part of the scan cycle


dr hab. inż. Stefan Brock



Allen-Bradley SLC 500




dr hab. inż. Stefan Brock




dr hab. inż. Stefan Brock

Hardware *Master Control Relay*



dr hab. inż. Stefan Brock

Master Control Reset (MCR)



dr hab. inż. Stefan Brock