


Selected programming issues - LD language

- Single time operations
- Logical operations, shifts and rotations
- Sequential control

1


One Shot in first cycle



In the first cycle CR1=1, then CR1=0

2

One Shot in first cycle



In the first cycle CR2=0, then CR1=1

3

System and clock memory

General

- General
- PROFINET interface
- DI14/DQ10
- AI2
- High speed counters (HSC)
- Pulse generators (PTO/PW...)
- Startup
- Cycle
- Communication load
- System and clock memory**
- Web server
- Time of day
- Protection
- Connection resources
- Overview of addresses

System and clock memory

System memory bits

☒ Enable the use of system memory byte

Address of system memory byte (MBx): 1

First cycle: %M1.0 (FirstScan)

Diagnostics status changed: %M1.1 (DiagStatusUpdate)

Always 1 (high): %M1.2 (AlwaysTRUE)

Always 0 (low): %M1.3 (AlwaysFALSE)

Clock memory bits

☒ Enable the use of clock memory byte

Address of clock memory byte (MBx): 0

10 Hz clock: %M0.0 (Clock_10Hz)

5 Hz clock: %M0.1 (Clock_5Hz)

2.5 Hz clock: %M0.2 (Clock_2.5Hz)

2 Hz clock: %M0.3 (Clock_2Hz)

1.25 Hz clock: %M0.4 (Clock_1.25Hz)


1 Hz clock: %M0.5 (Clock_1Hz)

0.625 Hz clock: %M0.6 (Clock_0.625Hz)

0.5 Hz clock: %M0.7 (Clock_0.5Hz)

4


Logical operations on bytes, words and double words



Wykorzystano ilustracje z książki:
 J. Kwaśniewski „Sterowniki S7-1200
 w praktyce inżynierskiej”

5

AND, OR, XOR, INV




IN1	16#59CA	0	1	0	1	1	0	0	1	1	1	0	0	1	0	1	0
IN2	16#8559	1	0	0	0	0	1	0	1	0	1	0	1	1	0	0	1
AND	16#0148	0	0	0	0	0	0	0	1	0	1	0	0	0	1	0	0
OR	16#DDDB	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1
XOR	16#D393	1	1	0	1	1	1	0	1	1	0	0	1	1	0	1	1



6


Coding and decoding



0000 0000 0000 0000	0 i EN=0
1011 0000 0000 0001	0
0000 1111 0000 1000	3
0000 0000 1010 0000	5
0001 0000 0100 0000	6
1010 0001 1110 0000	5

7


Coding and decoding



DECO IN value			DECO OUT value (Decode single bit position)
Byte OUT 8 bits	Min. IN	0	00000001
	Max. IN	7	10000000
Word OUT 16 bits	Min. IN	0	0000000000000001
	Max. IN	15	1000000000000000
DWord OUT 32 bits	Min. IN	0	00000000000000000000000000000001
	Max. IN	31	10000000000000000000000000000000


8

2-input multiplexer



```
out := SEL(
  g:=_bool_in,
  in0:=_variant_in,
  in1:=_variant_in);
```


Returns the IN0 or IN1 value,
depending on the key G



Wykorzystano ilustracje z książki:
J. Kwaśniewski „Sterowniki S7-1200
w praktyce inżynierskiej”


9

multiplexer



```
out := MUX(
  k:=_unit_in,
  in1:=variant_in,
  in2:=variant_in,
  [...in32:=variant_in,]
  inelse:=variant_in);
```


Returns one of the IN0...Ini values,
depending on the key K,



Wykorzystano ilustracje z książki:
J. Kwaśniewski „Sterowniki S7-1200
w praktyce inżynierskiej”

10

Demultiplexer



```

DEMUX (
    k:=_unit_in,
    in:=variant_in,
    out1:=variant_in,
    out2:=variant_in,


    [...out32:=variant_in,]
    outelse:=variant in);
    
```

Returns the IN value
to one of the outputs
depending on the key K

Wykorzystano ilustracje z książki:
J. Kwaśniewski „Sterowniki S7-1200
w praktyce inżynierskiej”

11

Shifts and rotations



```


out := SHR(
    in:=_variant_in_,
    n:=_uint_in);
out := SHL(
    in:=_variant_in_,
    n:=_uint_in);
    
```

Shift the bits of a Word to the left by inserting zeroes from the right (N = 1)

IN	1110 0010 1010 1101	OUT value before first shift:	1110 0010 1010 1101
		After first shift left:	1100 0101 0101 1010
		After second shift left:	1000 1010 1011 0100
		After third shift left:	0001 0101 0110 1000


12

Shifts and rotations





```

out := ROL(
    in:=_variant_in_,
    n:=_uint_in_);
out := ROR(
    in:=_variant_in_,
    n:=_uint_in_);
    
```



13


Drum Control Techniques



The cam timer or drum sequencer

14

Drum Control Techniques




15

Drum Control Techniques

Equivalent sequencer data table

0	1	0	1	0	1	1	0	0	0	1	0	1	0	1	0	4
1	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	3
0	1	1	1	0	0	1	0	1	0	1	0	1	0	1	0	2
1	1	1	1	0	0	1	1	0	0	1	0	1	0	1	1	1



16




Figure 12-5 Dishwasher wiring diagram and timing chart.

17




Figure 12-8 Four-step sequencer.




Figure 12-12 Time-driven sequencer output program.

18





Figure 12-9 Sequencer moving data through a mask word.


19

Time-driven sequencer




20

Event-driven sequencer




21




22

Drum Control Techniques – LD implementation


23





24




25




26




27



28



29



30