

08/07/2022


UNIT-3

COMBINATIONAL CIRCUITS:

* Design Procedure:


- 1) Identifying I/Ps and O/Ps & assign them label
- 2) Draw the TruthTable.
- 3) Derive Boolean functions
- 4) Simplify (Reduce no. of literals) function.
- 5) Using gates provided ; design the circuit diagram.

→ O/P is dependant on given I/P.



no. of inputs
need not be
equal no. of
outputs.

Analysis:



$$F_3 = a + a' + b' = b' + 1$$

$$F_3 = 1$$

$$F_3 = 1$$

$$F_1 = (a' + b')' + (cd)'$$

$$F_1 = ab + (cd)'$$


$$F_2 = (ab)' \cdot cd \cdot (e+f+cd)$$

$$= (ab)' e + (ab)' f + (ab)' cd$$

$$= (ab)' cde + (ab)' cd f + (ab)' cd$$

$$F_2 = (ab)' cd (e+f+1) = (ab)' \cdot (cd) (e+f)$$

$$F_2 = (ab)' (cd) (e+f)$$



Propagation Delay

Nand - 2ns ExNOR - 2.5ns

Nor - 3ns


And - 2.5ns

OR - 3ns

EXOR = 2.3Ns

$$E_4 = [(q \cdot r)st] + st$$

* Design a circuit to lit 7-segment display.



as 7-segment display. 0-9. I/P size: 4 bits

IIP size: 4 bits

m	n	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	0
0	0	0	1	0	1	0	0	0
0	0	1	0	1	1	0	1	0
0	0	1	1	1	1	1	0	1
0	1	0	0	0	1	0	0	1
0	1	0	1	1	0	1	1	0
0	1	1	0	1	0	1	1	1
0	1	1	1	1	1	1	0	0
1	0	0	0	1	1	1	1	1
1	0	0	1	1	1	1	0	1
1	0	1	0	x	x	x	x	x
1	0	1	1	x	x	x	x	x
1	1	0	0	x	x	x	x	x
1	1	0	1	x	x	x	x	x
1	1	1	0	x	x	x	x	x

1 1 1 1 1 X X X X X X X

$$a = \sum m(0, 2, 3, 5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$b = \sum m(0, 1, 2, 3, 4, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$c = \sum m(0, 1, 3, 4, 5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$d = \sum m(0, 2, 3, 5, 6, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$e = \sum m(0, 2, 6, 8) + d(10, 11, 12, 13, 14, 15)$$

$$f = \sum m(0, 4, 5, 6, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$g = \sum m(2, 3, 4, 5, 6, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

<u>a:</u>	00	01	11	10
mn	1	0	1	1
op	1	1	1	1
00	1	0	1	1
01	1	1	1	1
11	X	X	X	X
10	1	1	X	X

$$\cancel{a = \cancel{\alpha} \cancel{\alpha}' z + \cancel{\alpha} \cancel{\gamma} \cancel{y} w'}$$

$$+ \cancel{\alpha} \cancel{y} w + \cancel{\alpha}$$

$$= \cancel{\alpha} + z + \cancel{\alpha}' \cancel{y}' \cancel{w}' + y w$$

$$a = n' p' + m + 0 + n p$$

<u>b:</u>	00	01	11	10
mn	1	0	1	1
op	1	1	1	1
00	1	0	1	1
01	1	1	1	1
11	X	X	X	X
10	1	1	X	X

$$\cancel{b = \cancel{\alpha} \cancel{p}'}$$

$$b = n' + m + \cancel{m n} + o' p' + o p$$

$$b = n' + m + o' p' + o p$$

<u>c:</u>	00	01	11	10
mn	1	0	1	1
op	1	1	1	1
00	1	0	1	1
01	1	1	1	1
11	X	X	X	X
10	1	1	X	X

$$c = m + n + p + o p$$

$$c = m + n + p + o'$$

d:

	00	01	11	10
00	1			
01		1		
11	X ₁₂	X ₁₃	X ₁₅	X ₁₄
10	1	X ₃	X ₉	X ₁₀

$$d = n' + m + \cancel{op'} + \cancel{no'} \\ + m'n'o$$

e:

	00	01	11	10
00	1			1
01				
11	X	X	X	X
10	1	0	X	X

$$\underline{a'b + bc}$$

$$F = (a+b)(b+c) = d$$

$$F' = \overline{(a+b')(b'+c')}$$

$$q_0 + q_1 + q_2 + m = 3$$

$$[10 + 5 + 0 + m = 3]$$



28/07/2022

for n inputs; it generates
 2^n outputs.


→ Decoder:

A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


$$F = \sum m(1, 2) = AB' + A'B.$$



$$* F = \sum m(0, 1, 3, 5, 7)$$



* Circuit for 2×4 decoder:




* 2-Bit Adder:

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \sum m(1, 2) \\ = A'B + AB'$$


$$C = \sum m(3) = AB.$$

* circuit diagram: for S & C



* Applications of Decoder

- realize a function
- I/O Devices selection
- Memory banks selection.




DECODER: $nI/P \rightarrow 2^n O/P$

ENCODER: $2^n I/P \rightarrow nO/P$

E_0	E_1	E_2	E_3	A	B
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1


$$A = E_2 + E_3$$

$$B = E_1 + E_3$$




- Communication technology
- Compression

* Priority Encoder: Giving priority to certain input.






E_0	E_1	E_2	E_3	A	B	Valid
1	x	x	x	0	0	✓
0	1	x	x	0	1	✓
0	0	1	x	1	0	✓
0	0	0	1	1	1	✓
0	0	0	0	x	x	Invalid

* Multiplexer:





for 2^n output inputs ; we get a single output .




29/07/2022

① Design a Binary to octal decoder:



* Octal to Binary Encoder:






\bar{EN}	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7	J_0	J_1	J_2
0	1								0	0	0
0		1							0	0	1
0			1						0	1	0
0				1					0	1	1
0					1				1	0	0
0						1			1	0	1
0							1		1	1	0
0								1	1	1	1


$$J_0 = Y_4 + Y_5 + Y_6 + Y_7$$

$$J_1 = Y_2 + Y_3 + Y_6 + Y_7$$

$$J_2 = Y_1 + Y_3 + Y_7 + Y_5$$



* Mux: Data Selector selects on the 1/1 line.



\bar{EN}	S_1	S_0	Y
0	0	0	I_0
0	0	1	I_1
0	1	0	I_2
0	1	1	I_3
1	X	X	0

I ₀	I ₁	I ₂	I ₃	S ₀	S ₁	Y
1	0	0	0	0	0	0
0	1	0	0	0	1	1
0	0	1	0	1	0	0
0	0	0	1	1	1	1

$$Y = S_0' S_1' I_0 + S_0' S_1 I_1 + S_0 S_1' I_2 + S_0 S_1 I_3$$

De-MUX:

2 4x1 Mux, 2 2x1 Mux
 $1 \rightarrow 2^3$

01/08/2022

- * Design a encoder where device D₀ got lowest priority and device D₃ got highest priority.

D ₀	D ₁	D ₂	D ₃	A	B
1	0	0	0	0	0
X	1	0	0	0	1
X	X	1	0	1	0
X	X	X	1	1	1



D ₀	D ₁	D ₂	D ₃	A	B
0	0	0	0	X	X
0	0	0	1	1	1
0	0	1	0	1	0
0	0	1	1	1	1
0	1	0	0	0	1

0	1	0	1	0	1	1
0	1	1	0	1	0	0
0	1	1	1	1	1	1
0	0	0	0	0	0	0
0	0	0	1	1	1	1
0	1	1	0	0	1	0
0	0	1	1	1	1	1
1	1	0	0	0	0	1
1	1	1	1	1	1	1
1	1	1	1	0	1	0
1	1	1	1	1	1	1


$$A = \text{sim}(102, 3, 5, 6, 7, 10, 9, 11, 13, 14, 15) + d(0)$$

$$B = \{m(1, 3, 4, 5, 7, 9, 11, 12, 13, 15)\}.$$

$$* M \times n \times 1 = 8 \times 1 \quad n=3 + d(0)$$



* Design 16×1 multiplexer using 4×1 Mux.



A B C D	I_0
0 0 0 0	I_0
0 1 0 1	I_1
0 0 1 0	I_2
0 0 1 1	I_3
0 1 0 0	I_4
0 1 0 1	I_5
0 1 1 0	I_6
0 1 1 1	I_7
0 0 0 0	I_8
1 0 0 1	I_9
1 0 1 0	I_{10}
1 0 1 1	I_{11}
1 0 0 0	I_{12}
1 1 0 1	I_{13}
1 1 1 0	I_{14}
1 1 1 1	I_{15}

* Design a circuit using multiplexer for a function

$$F = \sum m(1, 3, 6, 7)$$

(i) Decoder : 3×8


(ii) Mux - 8×1

(iii) Decoder : 2×8


(iv) Mux - 4×1

0 0 0	I ₀
0 0 1	I ₁
0 1 0	I ₂
0 1 1	I ₃
1 0 0	I ₄
1 0 1	I ₅
1 1 0	I ₆
1 1 1	I ₇


(i) Decoder (3×8):



(ii) 8×1 Mux:



(iii) 2×4 Decoder:



* Design a circuit using multiplexer, for a function

$$F = \sum m(1, 3, 6, 7)$$

(i) Decoder : 3×8


(ii) Mux - 8×1

(iii) Decoder : 2×4


(iv) Mux - 4×1

0 0 0	I ₀
0 0 1	I ₁
0 1 0	I ₂
0 1 1	I ₃
1 0 0	I ₄
1 0 1	I ₅
1 1 0	I ₆
1 1 1	I ₇


(i) Decoder (3×8):




(ii) 8×1 Mux:




(iii) 2×4 Decoder:



(iv) Mux : 4×1




(v) only one 4×1 MUX:




	I ₀	I ₁	I ₂	I ₃
A	4	5	6	7
A'	0	1	2	3
B	0	A'	A	1
C	01	10	01	01

(vi) only one 4×1 MUX : with A B as selection line



	I ₀	I ₁	I ₂	I ₃
C'	0	2	4	6
C	1	3	5	7
B	C	C	0	1

(ii) only one 2x1 MUX:



000	000
001	010
010	110
011	001
100	011
101	101
110	111
111	111

	$I_0(A')$	$I_1(A)$
$B'C'$	0	4
$B'C$	1	5
BC'	2	6
BC	3	7

C B.

* Half Adder:

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A'B + AB' = A \oplus B$$

$$C = AB$$

* Full Adder: (Adder).

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$C = AB + BC + AC$$

$$S = A \oplus B \oplus C$$


$$C = \sum (3, 5, 6, 7)$$

~~$$C = AB + BC + AC$$~~

0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0



04/08/2022



also called overflow.


→ Carry bit should be at the beginning as well as it is the most significant bit.

Overflow: When the result exceeds

the no. of bits -

→ 15 bits
signed bit

0 - 65536



* for one full adder propagation delay = 2ms.

$$S_0 = 2 \text{ ms}$$

$$S_1 = 4 \text{ ms}$$

$$S_2 = 6 \text{ ms}$$

$$S_3 = 8 \text{ ms}$$

Not very
much
optimal.

* Carry Look-Ahead Adder:

Propagator:

$$C_{in} = 0$$

$$C_0 = A_0 B_0 + C_{in} (A_0 \oplus B_0)$$

~~$$C_i = A_i B_i + C_{i-1} (A_i \oplus B_i)$$~~



$$C_1 = A_1 B_1 + C_0 (A_1 \oplus B_1)$$

$$C_2 = A_2 B_2 + C_1 (A_2 \oplus B_2)$$

Generator:

$$A_i B_i$$

$$C_3 = A_3 B_3 + C_2 (A_3 \oplus B_3)$$




$$\begin{array}{r}
 2 - 0010 \\
 5 - 0101 \\
 7 - 0111 \\
 \hline
 14 - 011101
 \end{array}$$

Addition of sum + carry

- We can add 3 integer bit numbers. can be added in single go

LOGIC ACTOR:

	A	B	C	D	S	Sum
0	0	0	0	0	0	0
0	0	1	0	0	1	1
0	1	0	0	1	1	1
1	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	1	0	0	1
1	0	1	0	0	0	1
1	1	1	1	1	1	1



$$B = A'C + A'B + BC$$


$$D = \Sigma m(1, 2, 4, 5)$$


$$S = \Sigma m(1, 2, 3, 7)$$

$$\begin{aligned} D &= A'B'C + A'BC' \\ &\quad + AB'C' \\ &\quad + ABC \end{aligned}$$


$$\begin{aligned} &= C(A'B' + AB) + C'(AB' + A'B) \\ &= C(A + B) + C'(A + B) \\ &= C(A + B) \end{aligned}$$

$$D = A \oplus B \oplus C$$





2x4 decoders




* ADDER & SUBTRACTOR :

$$\begin{array}{r}
 6 - 0110 \\
 - 5 - 0101 \\
 \hline
 6 - 6110 \\
 - 5 - 1011 \\
 \hline
 \boxed{0} 0001 = 1
 \end{array}$$

$$\begin{array}{r}
 0101 \\
 1010 \\
 + 1 \\
 \hline
 1011
 \end{array}
 \text{--- } 1's \text{C}$$

-ve numbers are represented as 2's complement.
 and +ve numbers are represented as normal binary numbers.



$K = 0 \rightarrow \text{adder}$
 $K = 1 \rightarrow \text{subtractor}$