

30/09/2022

* COMBINATIONAL CIRCUITS:

Interconnection of logic gates whose outputs depend only on present inputs.

→ Adders, Subtractors, Multiplexers, Decoder, Encoder.

* Design Procedure:

- 1) I/P specifications ; O/P logic circuit
- 2) Truth table - relation between I/P & O/P.
- 3) K-Map and write Boolean function for each O/P
- 4) Draw logic circuit.

* Logic circuit to convert BCD to excess 3 code

I/P				W	X	Y	Z
A	B	C	D				
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	0	0	1	1
1	0	0	0	1	1	1	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0

$$W = \sum m(5, 6, 7, 8, 9)$$

AB		00	01	11	10
CD		00	01	11	10
0	0	1	0	1	0
0	1	X	X	X	X
1	0	1	1	X	X
1	1	1	1	X	X

$$W = A + BD + BC$$

$$= A + B(C+D)$$

$$X = \sum m(1, 2, 3, 4, 9)$$

AB		00	01	11	10
CD		00	01	11	10
0	0	0	1	1	1
0	1	X	X	X	X
1	0	1	X	X	X
1	1	1	1	X	X

$$X = BC'D' + B'D + BC$$

$$= B'(C+D) + B(C+D)'$$

$$Y = \sum m(0, 3, 4, 7, 8)$$

AB		00	01	11	10
CD		00	01	11	10
0	0	1	1	1	1
0	1	1	1	1	1
1	0	X	X	X	X
1	1	1	1	X	X

$$Y = C'D' + CD$$

$$Z = \sum m(0, 2, 4, 6, 8)$$

AB		00	01	11	10
CD		00	01	11	10
0	0	1	1	1	1
0	1	1	1	1	1
1	0	X	X	X	X
1	1	1	1	X	X


$$Z = C'D' + CD'$$

$$Z = D'$$

$$=$$

*→ BINARY ADDER - SUBTRACTOR:

1) Half Adder:



$$S = \sum m(1, 2)$$



$$C = \sum m(3)$$

0	0
1	1

$$S = \bar{x}y + x\bar{y}$$

$$C = xy$$

x	y	s	c
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



Combinational circuit that performs addition of 2 bits is half adder

2) Full Adder:

combinational circuit that performs addition of 3 bits (2 significant bits; 1 previous carry) is a full adder

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = \sum m(1, 2, 4, 7)$$

$$C = \sum m(3, 5, 6, 7)$$

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


x	y	z	s	c
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x</th


* Binary adder:

① Ripple carry adder:

4 full adders:



* Two half adders into a full adder:




2) Carry lookahead adder:


$$S_i = P_i \oplus C_i \quad C_{i+1} = P_i C_i + G_i$$

$$P_i = A_i \oplus B_i \quad G_i = A_i B_i$$

To get rid of propagation delay in a combinational circuit due to carry propagation; we use carrylook ahead logic




* Subtractor:



$$D = x'y + xy'$$

$$B = x'y.$$

→ Half subtractor
do not take borrow from previous circuit but which is required in real time scenario.



$$\Rightarrow x - (y + z)$$

* Truth Table:

x	y	z	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$1+1 = \begin{array}{l} 0 \\ \hline 0 \end{array}$$

$$D = \sum m(1, 2, 4, 7)$$


x	yz	00	01	10	11
0		1			1
1		1	1	1	1

$$D = x \oplus y \oplus z$$


$$B = \sum m(1, 2, 3, 7)$$

x	yz	00	01	11	10
0		0	1	1	1
1		0	1	1	1

$$B = x'z + x'y + yz$$



* Adder-Subtractor:



→ Addition & subtraction operations can be done using single circuit by inserting an XOR gate with each full adder.

Mode M controls the operation.


$$M=0; C_0 = 0 \rightarrow \text{adder} \therefore B \oplus 0 = B$$

$$M=1; C_0 = 1 \rightarrow \text{subtractor} \therefore B \oplus 1 = B'$$

3) Carry-Save Adder:

$$\begin{array}{r} x: 11011 \\ y: 01100 \\ z: 01001 \\ \hline s: 11110 \\ c: 01001 \\ \hline 110000 \end{array}$$

Carry is saved separately and then added to sum to get the original sum value.



* for n-bit carry lookahead adder to evaluate all the carry bits it requires

$$\rightarrow \text{no. of AND gates} = \frac{n(n+1)}{2}$$

$$\rightarrow \text{no. of OR gates} = n$$


* Time after which the carry becomes available in ripple carry adder.

$$= (\text{total no. of full adder used}) \times \text{carry propagation delay of full adder.}$$

* Sum(S_x) time required =

$$= (\text{total no. of full adder used to get } S_i) \times (\text{carry propagation delay of full adder}) + \text{sum propagation delay of full adder.}$$

* DECODER: for n inputs; we get 2^n outputs



x	y	z	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

⇒ Binary to octal decoder.
(3x8 decoder).


⇒ 2x4 line decoder with enable I/P:

E	x	y	D ₀	D ₁	D ₂	D ₃
1	x	x	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0

Active when E = 0.

A decoder works (OR) operates as demultiplexer


* 4x16 decoder using 3x8 decoder:



* Full adder using 3x8 decoder

$$S = \sum m(1, 2, 4, 7)$$

$$C = \sum m(3, 5, 6, 7)$$




* Purpose of decoder is generate 2^n or fewer O/Ps for n I/Ps such that each combination of I/P will assert a unique O/P.

* Decoders include one or more enable I/Ps to control the circuit operation.

* A decoder with enable input can function as de-multiplexer.

* ENCODER: for 2^n I/Ps, we get n O/Ps



* Octal to binary encoder

D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	0	1	0
0	0	0	0	0	0	1	0	1	0	1
0	0	0	0	0	0	0	1	1	1	1

$$x = D_4 + D_5 + D_6 + D_7$$

$$z = D_1 + D_3 + D_5 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

→ When more than 1 I/P is high; unexpected O/P will be resulted.
Therefore; we use priority encoder.

* Priority Encoder:

D ₀	D ₁	D ₂	D ₃	x	y	v
0	0	0	0	x	x	0
1	0	0	0	0	0	1
x	1	0	0	0	1	1
x	x	1	0	1	0	1
x	x	x	1	1	1	1

$$x = D_2 + D_3$$

$$y = D_1 + D_3$$

→ An encoder has 2^n or fewer I/Ps & generate n O/P lines.

→ Priority Encoder is an encoder which includes a priority function.

The operation of priority encoder is such that if 2 or more I/Ps are high at the same time, the I/P having highest priority will take precedence.

* Multiplexer (MUX)


for n I/P lines; we get only a single O/P.

→ Selection of particular I/P line is done using selection lines.

for 2^n I/Ps ; there are n selection lines.

→ Multiplexer is called data selector.


2×1 MUX:



S ₀	Y
0	I ₀
1	I ₁

$$Y = S_0' I_0 + S_0 I_1$$


4×1 MUX:





S ₀	S ₁	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

$$Y = S_0' S_1' I_0 + S_0' S_1 I_1 + S_0 S_1' I_2 + S_0 S_1 I_3$$

8×1 MUX:



using 4×1




* $F = \sum(1, 2, 6, 7)$

	$x'y'$	$x'y$	xy'	xy
z	1			1
z'		1		1
	z	z'	0	1

3 variable function

we use
 4×1 MUX
 $\therefore 2$ selection lines



* Full adder using MUX:


$$S = \sum m(1, 2, 4, 7)$$

$$C = \sum m(3, 5, 6, 7)$$

$$x'y' \quad x'y \quad xy' \quad xy$$


	1	1	1	.	1
z				0.	z
z'				z	z
				z	1

	$x'y'$	$x'y$	xy'	xy
z	1			1
z'		1	1	1
	z	z'	z'	z




* SEQUENTIAL CIRCUITS:


→ The sequential circuit is a logic circuit or a combinational circuit where the output depends on both present input and previous input.



→ Sequential Circuits



Synchronous Sequential Circuits



Asynchronous circuits use latches

Both flip flops and latches are memory elements.

→ A synchronous sequential circuit is a system whose behaviour can be defined

from its input signals at discrete instances of time.

→ Synchronization of a circuit is done using clock generator which provides periodic input signals.

→ Storage elements operated with signal levels are referred to as Latches. Those memories controlled using clock are called Flip-flops.


Latches → Level-sensitive

Flip-flops → Edge-sensitive

* LATCHES:

~~S → set = 1 ; R → Reset = 0~~


1) SR latch using NOR gate:



* LATCHES:


~~S → set = 1 ; R → Reset = 0~~

2) SR latch using NAND gate:




S	R	Q	Q'
0	0	Memory	
0	1	0	1
1	0	1	0
1	1	Invalid	

2) SR latch using NAND gate:




S	R	Q	Q'
0	0	Memory	
0	1	0	1
1	0	1	0
1	1	1	0

3) D-latch:



* Flip-Flops:

Edge-Triggered:



* A characteristic table can be used to define logical properties of a flip-flop.


$Q(t)$ → state of flip-flop before clock pulse.

$Q(t+1)$ → state after the clock pulse.

Types of flip-flops:

- 1) SR flip-flop
- 2) D-flip-flop
- 3) JK flip flop
- 4) T-flip flop

* 1) SR FLIP FLOP:



Characteristic Table:

S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	D
1	0	0	1
1	0	1	0
1	1	0	Invalid
1	1	1	Invalid


Truth Table

C	S	R	Q	\bar{Q}
0	X	X	Memory	Memory
0	0	0	0	1
0	1	0	1	0
1	0	1	0	1
1	1	1	1	0

Excitation Table:

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

* 2) D FLIP FLOP:




Characteristic Table:

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

Truth Table

C	D	Q	\bar{Q}
0	X	Memory	Memory
0	0	0	1
0	1	1	0
1	X	0	1




$$D = Q_{n+1}$$

* Excitation Table:

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

3) JK Flip Flop:



In a certain if the values are changing continuously i.e. called "Racing characteristic Table".

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	+
1	0	1	1
1	1	0	1
1	1	1	0


Excitation Table:

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Truth Table:

clock	J	K	Q	\bar{Q}
0	X	X	Memory	
1	0	0	Memory	
1	0	1	0	1
1	1	0	1	0
1	1	1	1	0

4) T-Flip Flop:



Truth Table:

clock	T	Q	\bar{Q}
0	X	Memory	
1	0	Memory	
1	1	Toggle	

Characteristic Table: Excitation Table:

T	Q_n	Q_{n+1}
0	0	0
0	1	01
0	0	01
1	1	0

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0


Two types of Sequential Circuit:

- 1) Mealy Model : Present state; I/P & O/P.
- 2) Moore Model : Present state & O/P.


$0 \rightarrow$ Initial /ON

$0 \rightarrow$ Final /OFF.


- 1) Even no. of ones with $S = \{1\}$



$$S = \{0, 1\}$$



2) Odd no. of ones:




* Procedure to analyse state diagram to Sequential circuit:


- 1) State diagram
- 2) Label the states in binary function state reduction
- 3) State Table Preparation
- 4) Characteristic Table & Excitable
- 5) Boolean function Of Inputs of Flip flops
- 6) Sequential Circuit

* Block Diagram of

1) Mealy Machine




2) Moore Machine




* Two states are said to be equivalent if each member of the set of I/Ps they give exactly the same O/P and send the circuit either to same or equivalent state.

* Binary Counter



* BCD counter:



* Register is a group of flipflops each of which and is capable of storing 1 bit of information

→ Shift Register:

Register capable of shifting the binary information held in each cell to its neighbouring cell in specified direction

* Counter is essentially a register that goes through a pre-determined sequence of a binary state.

Ripple Counter: Transition serves as source of triggering

Synchronous Counter: A common clock triggers all flip-flops simultaneously rather than 1 at a time

* Ring counter: Circular shift register with only one flip-flop being set.

* PLA, PAL, ROM:


→ Programmable Logic Devices:

- 1) ROM → Read only Memory
- 2) PLA → Programmable Logic Array
- 3) PAL → Programmable Array Logic



* Block Diagram of

Memory unit:



1 byte = 8 bits

1 KB = 1024 bits

n data I/O lines | MB = 2^{20}


1 GB = 2^{30}





→ Control I/Os to memory chip:

Memory Enable	Read/Write	Operation
0	X	None
1	0	Write
1	1	Read

* Binary Storage Cell:




* Block diagram of ROM: Fixed AND! Programmable OR.



* 3 bit number to Square of I/P no.:

A ₂	A ₁	A ₀	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	1	0	1
0	1	0	0	0	0	0	1	0	4
0	1	1	0	0	0	1	0	0	9
0	0	0	(01)	0	0	0	0	0	16
1	0	1	0	1	1	1	0	0	25
1	0	1	0	1	1	0	0	1	36
1	1	0	1	0	0	1	0	0	49
1	1	1	1	1	1	0	0	1	64



* Types of ROMs:

PROM → Programmable ROM

EPROM → Erasable Programmable ROM

EEPROM → Electrical Erasable Programmable ROM

Flash Memory.


* Programmable Read-only Memory [PROM]



* Programmable Array Logic (PAL)



* Programmable Logic Array (PLA)



More about PROM
More about PAL
More about PLA

More about PLD
More about PAL
More about PLA

More about PLD
More about PAL
More about PLA