

* MAR: Associated with address lines of the system i.e. read & write operation.

* MBR: Associated with data lines of the system i.e. value to be stored in memory (or) last value scanned from memory.

* PC: carries address of next instruction

* IR: holds the last instruction fetched.

* Instruction Cycle: Each & every phase of IC can be broken into micro sequences.

Load: Transfer data from RAM to accumulator.

Store: Transfer data from accumulator to RAM.

Data defn: Variable definition.

* Types of Interrupts:

1) Program


2) Timer

3) I/O

4) Hardware failure.

* A control signal is generated when an interrupt is raised which is

Handled by interrupt handlers.



- Fetch cycle
- Execute cycle
- Nested Interrupt

* Interconnection Structure:

Collection of paths with various modules is called interconnection.

* Transfer and

control of data.

→ Processor to I/O

→ I/O to /from Memory → can exchange

* I/O devices, memory and processor are connected together using bus structures.

* I/O modules are controlled using I/O


processors. Exchange of data across diff modules.

* Types of Interconnection Structures:

1) Bus and Multiple Bus structure

2) Point To Point interconnection.

* Traditional Bus Architecture:



* Address Bus: Unidirectional

* I/O: Bidirectional

Bus → Address lines → uni-directional
Bus → Control lines → Bi-directional.
Data lines

* Address Bus: Used to designate the source or destination of data on the data bus.

* Control Bus: Control the access & the use of

Data & address lines.

* Data Bus: Amount of data to be transferred

* Address Bus: → wishes to read data from memory and put on address lines
→ Width determines the maximum possible memory capacity of the system.



→ Used to address I/O ports.

Eg: PS/2, Normal, USB.

* Control Bus:

→ Dat

* Bus Interconnection Scheme:



↳ Single Bus: at host and controller

PCI: Peripheral Component Interconnection

core: Speed of processor.

DRAM: Dynamic RAM.

QPI: Quick Path interconnection

Physical \rightarrow Link \rightarrow Routing \rightarrow Protocol

01/11/2022

* Register Transfer Language:

→ Using micro operations; we can construct the code.

→ $R_2 \leftarrow R_1$ Replacement operator.

In this, the content in R_1 is copied to R_2 but the content in R_1 is not erased. and the value in R_1 is same.

→ n-flipflops construct a register holding n-bits.

→ DIGITAL MODULES: ($0, 1 \rightarrow$ transferred)

→ Decoder
→ Multiplexer
→ Registers. } These are required to construct RTL code.

using Microprograms

- Hardwired
- Hardware

* Micro- Operations:


The operations executed on data stored in a register are called microoperations.

* Register Transfer Language (RTL)

Symbolic notation used to describe micro operations transfer among registers is called RTL.


* Block Diagram for register:

* a)




: Register (R)

b)




: Showing individual bits.

c)



: Numbering of bits

d)



: Divide into 2 parts.

* Control Condition:

Eg:

if then statement


if ($P=1$) then ($R_2 \leftarrow R_1$)

Boolean variable
is equal to 1/0

$$f: R_2 \leftarrow R_1$$



if $p=0$,
comes out of the
loop.

* Implementation of Transfer:



(a) Block Diagram:

(b) Timing Diagram:



05/11/2022


* Bus Memory Transfer:

→ Multiplexer

→ Three-state Buffer


* Digital Circuits:

→ Multiplexer:




→ Three state Buffer:

- * High impedance state is at 1; there is no power ; hence cannot transfer data.
- * If impedance state is at 0 ; We can transfer data.



* Bus System for four registers:



UNIT - I

28/10/22

Overview of Bus Structure.

Computer Functions and INTER CONNECTIONS :-

→ At top level of computer it consists of

* CPU

* Memory

* I/O components

} interconnected

Computer Components :

→ developed by John von Neumann.

→ 3-concepts of John:-

- Data and instructions are stored in a single read-write memory
- The contents of this memory are addressable by location, without regard to the type of data contained there
- Execution occurs in a sequential fashion from one instruction to the next


Hardwired Programs :-

process of


→ The result of connecting the various components in the desired configuration.

Q: What is variable?
Ans: variable is called as operand.
→ These are stored in registers.

Hardware and Software Approaches :-



(a) Programming in hardware



Input module :-

contains basic components for accepting data and instructions and converting them into an internal form of signals usable by system → (breaks to output module :-)

reports results

To make connection between CPU and memory

Memory (MAR)
address register
specifies the address in the memory for the next read or write

Memory buffer
Data (DR) register. (MBR)
Contains the data to be written into memory

(DR) receives the data read from memory

I/O address register (IADR)

• used for the exchange of data between an I/O module and CPU

- Part of the hardware interprets each instruction and generates control signals
- Provide a new sequence of codes for each new program instead of rewiring the hardware.

Major Components:

* CPU.


* Instruction interpreter

* Module of general-purpose arithmetic and logic functions

I/O components :-

CPU :-

used for exchanging data



- PC = program counter (address of instruction)
- IR = Instruction register (instruction is stored here)
- MPB Computer Components & Top-Level View.


→ PC will be incremented when one instruction

is stored in IR

Fetch cycle → searches instruction from memory

Data transferred from processor to memory or from memory to processor

Data transferred to or from a peripheral device by transferring data between the processor and an I/O module



An instruction may specify that the

sequence of execution may be altered. (e.g., loops, if-else statements)


Basic Instruction Cycle

HALT

Fetch Cycle :- (reading data)


- At the beginning of each instruction cycle the processor fetches an instruction from memory.
- The PC holds the address of the instruction to be fetched next.

↓




- The processor interprets the instruction and performs the required action.

Action Categories :-



Characteristics of a Hypothetical Machine

Example of Program Execution
→ contents of memory and register in hexadecim.



(b) Integer format

Sign bit.

PC = Address of instruction

IR = Instruction being executed

Accumulator (AC) = Temporary storage.

(c) Internal CPU registers

(1) 0001 = Load AC from memory (LD A)

(2) 0010 = Store AC to memory (ST R)

(3) 0101 = Add to AC from memory

(d) Partial list of opcodes.

Step-1	Step-2	Step-3	Step-4	Step-5	Step-6
Memory	CPU registers				
300 1 9 4 0	30 0 PC				
301 5 9 4 1	0 0 0 3 AC				
302 2 9 4 1	5 9 4 1 IC				
940 0 0 0 3					
941 0 0 0 2					
Step-1	Step-2	Step-3	Step-4	Step-5	Step-6

Initial state:

- Memory: 300 1 9 4 0, 301 5 9 4 1, 302 2 9 4 1
- Registers: PC = 30 0, AC = 0 0 0 3, IC = 5 9 4 1

Step-1: Load the data which is present at address 940 to AC


Step-2: Add the data to existing.

Step-3: Store the data of AC in location 941.

Step-4: Store the data of AC in location 941.

Step-5: Store the data of AC in location 941.

Step-6: Store the data of AC in location 941.



mode: direct, address.

(either direct or indirect)

MAR: Memory address register is associated with address lines of the system bus.

→ It defines the address in memory for read & write operation.

MBR: MBR is associated with the data lines of system bus.

→ defines value to be stored in memory. (or) last value scanned from memory.

Program Counter:- Carries address of next instruction.

Instruction register:- carries the last instruction.

Instruction cycle:- each code is broken into multiple sequences.

Assembly language Mnemonics :-

INP → input

OUT → output

STA → store

LDA → load

ADD → Add

SUB → subtract

BRA → branch → looping instructions

HLT → Halt/stop/end → stops processor


DAT → Data Definition → Variable definition

<u>S₁</u>	<u>S₀</u>	<u>Register selected</u>
0	0	A
0	1	B
1	0	C
1	1	D

07/11/2022

* Three state buffers:

Bus line for bit 0



To transfer data from one register to another register.

→ Memory transfer: to store data.

* Read Operation: Transfer of data from memory to outside ~~register~~ use.

* Write Operation: Transfer of the data to be stored in memory.

* Arithmetic micro-operation

<u>System Design</u>	<u>Description</u>
1) $R_3 \leftarrow R_1 + R_2$	Contents of R_1 plus R_2 transferred to R_3
2) $R_3 \leftarrow R_1 - R_2$	Contents of R_1 minus R_2 transferred to R_3
3) $R_2 \leftarrow \bar{R}_2$	1's complement of contents of R_2
4) $R_2 \leftarrow \bar{R}_2 + 1$	2's complement of contents of R_2
5) $R_3 \leftarrow R_1 + \bar{R}_2 + 1$	R_1 plus the 2's complement of R_2 .
6) $R_1 \leftarrow R_1 + 1$	Increment of contents of R_1 by 1
7) $R_1 \leftarrow R_1 - 1$	Decrement of contents of R_1 by 1.

* Read Operation: $MBR \leftarrow [AR]M$

Transfer of data from the address register into the memory buffer register.

0 → Direct Mode

1 → Indirect Mode

Str → shift right

Stl → shift left

14|11|2022

⇒ MICRO-OPERATION°

* To do certain task, the instructions are given in machine language to the CPU.

→ Arithmetic Micro operations (add, sub, multiply,

→ Shift Micro operations $\left[\begin{array}{l} \text{shift micro left/right} \\ \text{control } \end{array} \right]$ $\left[\begin{array}{l} \text{shift left/right} \\ \text{division} \end{array} \right]$


→ Logical Micro operations.

↳ (OR, AND, NOT, NOR)

* For logical operations, there are


16 functions ($F_0 - F_{15}$) → Combina

* Shift Micro operations:



Left shift is used for multiplication

Right shift :- (for Division) (shd)



Logical Operations:-

OR

A \vee B	
0	0
0	1
1	0
1	1

AND

A \wedge B	
0	0
0	0
0	0
1	1

XOR

A \oplus B	
0	0
0	1
1	0
1	1

NAND

(A \wedge B)'	
A	B
0	0
0	1
1	0
1	1



NOT

(A)'	
A	B
0	1
0	0
1	0
1	1



NOR

(A \vee B)'	
A	B
0	0
0	1
1	0
1	1

Circular left shift (cls)



Circular right shift (crs)



→ Data Manipulation happens

→ We will not lose a single bit

* Shift Micro Operations:

28/11/2022

Shift left (shl) | Circular left (cls)
Shift right (shr) | Circular right (crs)


Arithmetic Shift Left (ashl)

Arithmetic Shift Right (ashr)


• ~~Author~~

* Arithmetic Shift

Serial IP Select (0/1)



Serial IP (Ig)



Select	O/P
S	$H_0 H_1 H_2 + H_3$
O	$T R A_0 A_1 A_2$
I	$A_1 A_2 A_3 I_L$

S_3	S_2	S_1	S_0	Cin	Operation	Functions
0	0	0	0	0	$F = A$	Transfer A
0	0	0	0	1	$F = A + 1$	Increment A
0	0	0	1	0	$F = A + B$	Addition
0	0	0	1	1	$F = A + B + 1$	Add with carry
0	0	1	0	0	$F = A + \bar{B}$	Subtract with borrow
0	0	1	0	1	$F = A + \bar{B} + 1$	Subtraction-Decrement
0	0	1	1	0	$F = A - 1$	
0	0	1	1	1	$F = A$	Transfer A
0	1	0	0	X	$F = A \wedge B$	AND
0	1	0	1	X	$F = A \vee B$	OR
0	1	1	0	X	$F = A \oplus B$	XOR
0	1	1	1	X	$F = \bar{A}$	Complement A
1	0	X	X	X	$F = \text{sh}\gamma A$	shift right A into F
1	1	X	X	X	$F = \text{shl } A$	shift left A into F

* BASIC COMPUTER ORGANIZATION AND DESIGN:

- * Part 1:
 - Instruction codes
 - Computer registers
 - Instructions
 - Timing control
- Instruction Cycle
 → Memory reference instruction
 → Input/Output &

* Part -2: microprocessing/ Interrupt.


* Instruction:



* Instruction Code:

Group of bits that instruct the computer to perform a specific task.

* Format of OPCODE:



* AC - Accumulator



Indirect Address

Direct Address


Immediate Instruction

Effective address

* Direct & Indirect Address:




Direct address



Indirect address

* Computer Registers:

- Data register (16 bit) (DR)
- Address Register (12 bit) (AR)
- Accumulator (16 bit) (AC)
- Instruction Register (16 bit) (IR)
- Program counter (12 bit) (PC)
- Temporary Register (16 bit) (TR)
- Input Register (8 bit) (INPR)
- Output Register (8 bit) (OUTR)



- 1001 LDA R₁ → AR
- 1002 LDA R₂ → DR
- 1003 ADD R₁, R₂
- 1004 HALT → IR

S ₂	S ₁	S ₀	
0	0	0	
0	0	1	
0	1	0	
0	1	1	
1	0	0	
1	0	1	
1	1	0	
1	1	1	

Based on
this truth table,
the computer
register is been
used.

- Opcode holds 3 bits of data.
- * Remaining 13 bits depends on operation code.
- * Memory reference instruction uses 12 bits of data.
- * Three Instruction Formats.
 - Memory Reference
 - Register Reference
 - I/O Instructions

29/11/2022

* Control signals are generated in the control unit and provides control inputs for the multiplexers and bus system.


* Instruction Cycle:

- 1) Fetch an instruction
- 2) Decode the instruction
- 3) Read the effective address from memory if the instruction has an indirect address.
- 4) Execute the instruction


→ Fetch and decode:

- 1) PC is loaded with address of first instruction in the program.
- 2) Initially $SC = 0$, after each clock pulse, SC is incremented by 1.

* For every phase, timing diagram is generated



Example for control timing signals:



01/12/2022

* Timing and Control:

- 2 Decoders
 - Sequence Counter
 - Logic circuit
- } Components of control signals.

* Micro-operations: Logic, Arithmetic, Shift.

* The timing diagram is generated based on no. of instructions given in specific code.

* Memory Reference Instructions are used in generating timing control signals.

* Memory Reference Instructions:

- AND
 - ADD
 - ICZ
 - BUN
 - SHR
- } These instructions are used to generate signals.

* 4007

- * AC = IR = $\frac{1}{2}$ partial output
- PC = DR = is generated, it is held by AC.
- Sq = 0 AR = 4007

→ 4001 LDA R1
4002 LDA R2
4003 MUL R1, R2
4004 - STORE R1
4005 - HALT

$R \leftarrow M[R_1]$; $R_1 \leftarrow BUN[R_1]$

* Register Reference Instruction:

- ADD R1, R2
- AND R1, R2
- $R_3 \leftarrow R_1 + R_2$
- $R_3 \leftarrow M[R_1 + R_2]$
- $R_3 \leftarrow ADD[R_1, R_2]$

* Input and Output Registers:

- ADD R1, R2
- STORE R1
- $R_1 = 05 \times R_2 = C4$
 $0101 \rightarrow 0100$

MUL
→ MUL R1, R2