


06/08/2022


UNIT-4

SEQUENTIAL CIRCUITS



When input changes output also changes i.e. asynchronous behaviour.

$$\rightarrow 1 \text{ MHz} = 1 \times 10^6 \text{ cycles/sec.}$$




* Output depends on input as well as positive clock pulse. — LEVEL TRIGGERED.

* Output depends on input; depends on edge trigger. → EDGE TRIGGERED.

* SR LATCH : (NOR)

clocked - flip flop
unclocked - latch



Reset	Set	Q	\bar{Q}
0	0	0	1
0	1	1	0
1	0	0	1
1	1	1	0

Memory

1 0

0 1

1 1

0 0

1 0

0 1

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0

1 1

0 0


1 1

0 0

1 1


0 0

1 1



* The problem with SR latch is Invalid
(1-1 condition)


JK Flip flop



clock	J	K	Q	\bar{Q}
0	X	X	Memory	
1	0	0	Memory	
1	0	1	0	1
1	1	0	1	0
1	1	1	Racing	

— If the values given in certain time are changing continuously i.e. called RACING (Toggling)

* Toggling Flip-Flop:




Clock	T	Q
0	X	Memo
1	0	Memo
1	1	Toggle

* To avoid racing there are few solutions.

→ Racing in JK Flip-Flop:

- Clock pulse to be reduced ↑ clock speed
- Introduce delay in O/P.
- Master Slave Flip flop



clock	S	R	Q_{n+1}
0	X	X	Q_n
1	0	1	0
1	1	0	1
1	1	1	Invalid

- * I/P + Present state \rightarrow Next state = characteristic behaviour Q_{n+1}
- * Present state + Next state \rightarrow I/P's
- * Characteristics Table: Clock = 1
- * Excitation Table: Clock = 0


S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	Q_n
1	1	1	Q_n

* Excitation Table:

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	1	*


12/08/2022

* STATE DIAGRAM / STATE MACHINE:




- * A machine designed for a particular string is called Moore Machine

\hookrightarrow O/P dependent on present State




* Success - O/P: 1 else 0




Mealy Machine


↳ O/P is dependent on
I/P & present state



K * Draw a state diagram to accept even no. of ones
 $\leq \{1\}$



Sequence detector




* state diagram to sequential circuit:

- 1) For a given problem draw state
- 2) Label the states in binary function form
- 3) State Table preparation.
- 4) Excitation table of the flip-flop.
- 5) Boolean function significance
- 6) Circuit.

* State Table of 110.

Present state		Next state	
QA	QB	$x=0$ (input)	$x=1$ Q_{B+1}
0	0	0 0	0 1
0	1	0 0	1 0
1	0	1 1	1 0
1	1	1 1	1 1



Design a sequence detector that detects 110 using T-flipflop.

clock		T	Q_{n+1}
0	X	Qn	Qn
0	0	Qn	Qn
1	1	Qn	Qn

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0

No. of flip-flops depends upon no. of bits in P.S.

Present State | Next State

		$x=0$		$x=1$		
Q_A	Q_B	Q_{A+1}	Q_{B+1}	Q_{A+1}	Q_{B+1}	
0	0	0	0	0	1	
0	1	0	0	1	0	
1	0	1	1	1	0	
1	1	1	1	1	1	


Q_A	Q_B	\bar{x} (I/P)	Q_{A+1}	Q_{B+1}	T_A	T_B
0	0	0	0	0	0	0
0	0	1	0	1	0	1
0	1	0	0	0	0	1
0	1	1	1	0	1	1
1	0	0	1	0	0	1
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	1	1	1	0	0

$$T_A = \overline{Q}_A Q_B x$$

$$T_B = \Sigma(1, 2, 3, 4)$$

$$\overline{T}_A = \overline{Q}_A \overline{Q}_B x$$


$$T_B = \overline{Q}_A x + \overline{Q}_A Q_B$$



$$+ \overline{Q}_A \overline{Q}_B \overline{x}$$

* Circuit

T-flip flop



* Sequence detector using JK flip flop:
characteristic table.

C	J	K	Q _{n+1}
0	X	X	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	Q _n

J	K	Q _n	Q _{n+1}
0	0	0	0
0	0	0	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1

Excitation Table:

Q _n	Q _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Q_A	Q_B	χ	Q_{A+1}	Q_{B+1}	J_A	K_A	J_B	k_B
0	0	0	0	0	0	0	0	x
0	0	1	0	0	0	x	1	-
0	1	0	1	0	0	x	x	-
0	0	0	1	0	1	x	0	x
1	1	0	0	1	0	0	0	0
1	1	0	1	0	0	x	x	0
1	1	1	1	1	1	0	0	0

13/08/2022

Q_A	Q_B	χ input	Q_{A+1}	Q_{B+1}	Y
0	0	0	0	0	0
0	0	1	0	1	0
0	0	0	1	1	0
0	1	1	0	1	0
0	0	0	1	0	1
1	0	1	0	0	0
1	1	0	1	0	0
1	1	1	1	1	1

```



graph LR
    S00((00)) -- X --> S01((01))
    S01 -- X --> S10((10))
    S10 -- X --> S11((11))
    S11 -- X --> S00
    S00 -- Y --> S00
    S01 -- Y --> S00
    S10 -- Y --> S00
    S11 -- Y --> S00
  
```

SR - F.F.

18/08/2022


$a = 000$
 $b = 001$
 $c = 010$
 $d = 011$
 $e = 100$
 $f = 101$
 $g = 110$

P.S	I/P	NS:	O/P
a	0	a*	0
a	1	b	0
a	0	c	0
b	1	d	0
b	0	a*	0
c	1	d	0
d	0	e	0
d	1	f	1
d	0	a*	0
e	0	a*	0
e	1	f	1
f	0	g	0
f	1	f	1
g	0	a*	0
g	1	f	1



Both o/Ps
and I/Ps
shd match
while merging

a	0	a	0
a	1	b	0
b	0	c	0
b	1	df	0
c	0	a	0
c	1	df	0
df	0	eg	0
df	1	df	1
eg	0	a	0
eg	1	df	0



K
S
—
A
N
—
I

a - 000

b - 001

c - 010

df - 011

eg - 100

	P.S	I/P	N.S	O/P
a - 000	000	0	000	0
b - 001	000	1	001	0
c - 010	001	0	000	0
df - 011	001	1	011	0
eg - 100	010	0	000	0
	010	1	011	0
	011	0	100	0
	011	1	011	1
	100	0	000	0
	100	1	011	1

29/10/2018
8/12/2018
bottom bda
opposite sides

L
S
T

Truth table:

Clock	D	Q_{n+1}
0	x	Q_n
1	0	0
1	1	1

D-flip-flop

Excitation Table

Q	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

Characteristic Table:

D	Q_n	Q_{n+1}
0	0	0
0	1	0
1	0	1
1	1	1

Clock=1

$$D = Q_{n+1}$$

Q_A	Q_B	Q_C	Q_{A+}	Q_{B+}	Q_{C+}	D_A	D_B	D_C
0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	0	1	0	1	1	0	1	1
0	1	0	0	0	0	0	1	0
0	1	0	0	0	1	0	1	1
0	1	0	1	0	0	1	0	0
0	1	1	1	0	1	0	1	1
1	0	0	0	0	0	0	0	0
1	0	0	0	1	1	0	1	1

$$D_A = \Sigma m(6) + \Sigma d(10 \text{ to } 15)$$

$$D_B = \Sigma m(2, 3, 5, 7, 9) + d(10 \text{ to } 15)$$

$$D_C = \Sigma m(1, 3, 5, 7, 9) + d(10 \text{ to } 15)$$

D_A	00	01	11	10
Q _A X	00			
Q _B X				1
Q _C X				
	01			
	11	X	X	X
	10		X	X

$$D_A = Q_B Q_C X$$

D_B	00	01	11	10
Q _A X	00		1	1
Q _B X				
Q _C X				
	01		1	1
	11	X	X	X
	10	1	X	X

$$D_B = Q_B X + \overline{Q_B} Q_C$$

$$+ Q_A X$$

D_C	00	01	11	10
Q _A X	00		1	1
Q _B X				
Q _C X				
	01		1	1
	11	X	X	X
	10	1	X	X

$$D_C = X$$


K.SIVANNAI

LST

Y_1	$Q_A \times 00$	01	11	10
Q_B	00			
Q_C	00			
01				
11	X	X	X	X
10		X	X	X

$$Y = Q_A X + Q_B Q_C X$$

*



Counter - 0-3 (Or) mod 4


(Or) Modulo 4 counter.

Q_A	Q_B	Q_A+1	Q_B+1	D_A	D_B
0	0	0	0	0	1
0	1	1	0	1	0
1	0	1	0	1	0
1	1	0	1	0	0

$$D_A = \underline{Q_A + Q_B}$$

$$D_B = \underline{Q_B}$$

*



Ring Counter.



Up counter.



down counter.

* DIFFERENT TYPES OF COUNTERS:

- Up counter
- Down counter
- Modulo 4 counter
- Ring counter
- Johnson Counter

* Ripple Counter:


up: 0 to 5 (low to high)
 down: 5 to 0 (high to low)

$$\text{mod } 7 = \infty / 7$$

Ring: $\begin{matrix} 1000 \\ 0100 \\ 0011 \\ 0001 \end{matrix}$

$\begin{matrix} 000 \\ 001 \\ 010 \\ 011 \\ 100 \\ 101 \\ 110 \end{matrix}$

* mod 4



Present State		Next State	
A	B	A'	B'
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	0

D-flip-flop:


Excitation Table

Timing Diagram		
Qn	Qn+	D
0	0	0
0	1	1
1	0	0
1	1	1

Timing Diagram		Excitation Table				Dl = Dl + D2	
A	B	A'	B'	DA	DB	Dl	D2
0	0	0	1	0	0	0	φ
0	1	1	0	1	0	1	0
1	0	0	1	1	0	1	1
1	1	1	0	0	1	1	0

$$D_A = A \oplus B$$

$$D_B = \overline{B}$$




* ~~Relay Counter~~:

* Ripple counter: 3-bit counter

↳ Delay in processing the input.

* Use of behaviour of ripple to get output.



* $D, SR, JK, T : 0$
= Memory

* $T : 1 \rightarrow \text{Toggle}$.