


Efinix Design Flow

Steps

Create a Efinity Project

1. Open Efinity by selecting Start > Efinity 2022.1 > Efinity 2022.1.
2. Click File > Create Project... to start the wizard. You will see Project Editor dialog box.
3. Click the Browse button of the *Project location* field of the **New Project** form, browse to **C:/Efinity/fpga_flow/labs/lab3**.
4. Enter lab3 in the Project name field. Make sure that the Family field selected Trion and device field selected the T8F8. Click Design tab.



Project Name and Location entry

5. Enter `uart_demo_top` in the Top Module/Entity field. Select **verilog_2k** as the Target Language, click **OK**

Add IP


1. Right click the IP in the Project panel. Then select New IP. Expand Installed IP, Efinix and Serial Interface Protocols.
2. Select UART IP and click next.
3. leave everything at their default settings. Click Generate.

Open IP Project

1. Close the previous Project.
2. Click File>Open Project
3. Select lab3>ip>uart>T20F256_devkit>uart_demo.xml and open the Uart IP Project.

Analyze the design source files hierarchy.

1. In the Netlist pane, click the Elaborate all button to analyzing the design source files hierarchy.



2. Double-click on the uart_demo_top entry to view its content. Notice in the verilog code, the led_ti output pins instantiated. Delete the output led_ti pins.


```
20
21 //To overwrite the BOOTUP_CHECK for example design.
22 `define BOOTUP_CHECK 1
23 module uart_demo_top
24 (
25     //Outputs.
26     output tx_o,           //UART TX
27     output [3:0] led_tr,   //LED T20
28     output pll_rst_n,      //PLL Active Low Rest. (EFINIX PLL)
29
30     //Inputs.
31     input clk,             //system clock
32     input rst_n,           //active low reset.
33     input pll_locked,      //PLL Lock (EFINIX PLL)
34     input rx_i             //UART RX
35 );
36
37 `include "uart_define.vh"
38
```

Create the lab3.pt.sdc source.

1. Open Efinity Interface Designer.



2. Right click to GPIO and select create block. Enter the name as ext_clkin and select mode as input. Then select connection type as pll_clkin.
3. Right click to GPIO and select create block. Enter the name as rst_n and select mode as input.
4. Right click to GPIO and select create block. Enter the name as rx_i and select mode as input.
5. Right click to GPIO and select create block. Enter the name as tx_o and select mode as output.
6. Right click to GPIO and select create bus. Enter the name as led_tr and enter the MSB as 3, LSB as 0. Then click next.
7. Right click to PLL and select create block. Enter the name as pll_inst1 and click Automated clock calculation. Set input frequency as 33.333 MHz (for xyloni). Set clock 0 frequency as 50 MHz Enter the name clk and click finish.
8. In the Manuel Configuration tab enter Reset Pin Name as pll_rst_n, Locked Pin Name as pll_locked, Reference clock frequency as 33.3330, Multiplier as 72, Pre Divider as 3, Pin Name as clk and Output Divider as 16.
9. Delete the led_ti bus.



- Click show/hide GPIO Resource Assigner. Enter the resource part according to the Xyloni's datasheet.

Instance	Package Pin	Resource	I/O Bank	All Conn	Features	Clock Region	Pad
led_i[0]	B3	GPIO_20	1B	None	None	L1	GPIO_20_PIN
led_i[1]	J6	GPIO_37	2B	None	None	R0	GPIO_37_TEST_N
led_i[2]	D7	GPIO_16	3A	CTRL	None	R1	GPIO_16_CTRL...

Instance	Package Pin	Resource	I/O Bank	All Conn	Features	Clock Region	Pad
led_i[3]	D8	GPIO_17	2A	CTRL	None	R1	GPIO_17_CTRL...
rst_n	C5	GPIO_02	2A	None	None	R1	GPIO_02_RESERV...
rx_i	H2	GPIO_10	1A	None	None	L0	GPIO_10_CTRL...
tx_o	F3	GPIO_11	1A	None	None	L0	GPIO_11_CTRL...

- Save and check the design then click Generate Efinity constraint file.

Open the lab3.pt.sdc source and analyze the content.

- In the Project pane, expand the Constraints folder and double-click the lab3.pt.sdc entry to open the file in text mode.

```

2 # Efinity Interface Designer SDC
3 # Version: 2022.1.226
4 # Date: 2022-11-29 13:14
5
6 # Copyright (C) 2017 - 2022 Efinix Inc. All rights reserved.
7
8 # Device: T8F81
9 # Project: uart_demo
10 # Timing Model: C2 (final)
11
12 # PLL Constraints
13 #####
14 create_clock -period 20.0000 -waveform {10.0000 20.0000} [get_ports {clk}]
15
16 # GPIO Constraints
17 #####
18 # set_input_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {ext_clk}]
19 # set_input_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {ext_clk}]
20 # set_input_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {rst_n}]
21 # set_input_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {rst_n}]
22 # set_input_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {rx_i}]
23 # set_input_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {rx_i}]
24 # set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {led_tr[0]}]
25 # set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {led_tr[0]}]
26 # set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {led_tr[1]}]
27 # set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {led_tr[1]}]
28 # set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {led_tr[2]}]
29 # set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {led_tr[2]}]
30 # set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {led_tr[3]}]
31 # set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {led_tr[3]}]
32 # set_output_delay -clock <CLOCK> -max <MAX CALCULATION> [get_ports {tx_o}]
33 # set_output_delay -clock <CLOCK> -min <MIN CALCULATION> [get_ports {tx_o}]

```

- Line 14 creates the period constraint of 20ns with a duty cycle of 50%. The clk is constrained (lines 18, 19). The rst_n is constrained (lines 20, 21). The rx_i is constrained (lines 22, 23). The led_tr is constrained (lines 24, 31). The tx_o is constrained (lines 32, 33).

Synthesize, Place and Route the Design


- Before performing the synthesis process, we open the synthesis, placement, routing and bitstream flow by pressing the toggle automated button.
- Click Synthesis under the dashboard and complete the process.

Generate the Bitstream and Verify Functionality

1. Click Bitstream under the dashboard.
2. This process will have generated a lab3.bit file under the Bitstream.
3. Click Open programmer button.



4. Click Refresh USB Targets and select your Xyloni board.
5. Click Select image file button and add lab3.bit file.
6. Under the programming mode select JTAG and click start program button.
7. The Device Configuration Status will lit when the device is programmed.



8. Verify the functionality by install and open the Tera Term. Then select com port click ok.
9. Click Setup>Terminal... and check the Local echo box. Select receive and transmit as LF.

10. Click Setup>Serial port and select speed as 115200 and click new settings.
11. For test the uart communication, write 0002!12ef on the keyboard.
12. Then write 0002!0001, 0002!0002 etc.
13. When satisfied, power OFF the board.
14. Close the Efinity program by selecting File > Exit.

