


Sequential Circuits Present O/P depends on  
11. 9/I/P  $\Rightarrow$  Past O/P

### flip-flops

- (i) flip flop is a basic memory element
- (ii) It can be used to store 1 bit.
- (iii) FF's have two stable states hence it is known as bistable multivibrator.
- (iv) FF's have two o/p which are complementary to each other.

SR Latch cross coupled not gate  $\Rightarrow$

- (i) Using Nand Gate



S	R	Q	$\bar{Q}$
0	0	Invalid / forbidden state	
0	1	1	0
1	0	0	1
1	1	NC / previous state ( $Q=0, \bar{Q}=1$ ) ( $Q=1, \bar{Q}=0$ )*	

( $Q$  &  $\bar{Q}$  both are 1) (they req. to be complement)

NC / previous state ( $Q=0, \bar{Q}=1$ )  
( $Q=1, \bar{Q}=0$ ) \*


In SR latch, if both gates are disabled o/p is in invalid state

If both gates are enabled, o/p is in previous state ( $Q=1, \bar{Q}=0$ )  
( $Q=0, \bar{Q}=1$ )

- (ii) SR latch using NOR gate

Set

56



NOR Gate TT

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

case 1

 $S=0, R=1$  $R=1, Q=0$   
(always) $S=0, R=0 \Rightarrow Q=1$  $d \rightarrow 1$  $e \rightarrow 0$ 

Now,

 $S=0, R=0$ ,Now,  $\bar{Q}=1$  (new)so  $R=0, \bar{Q}=1$ , so  $Q=0$ .

Now,

 $R=0, S=0, \bar{Q}=1$ 

(Memory)

latch


S	R	Q
0	0	previous state
0	1	0
1	0	1
1	1	invalid ( $\bar{Q}=\bar{Q}=0$ ) (Memory)

SR latch is used in all FF's & to eliminate bounce in switches ex 3



 $S=1, R=1, Q \neq \bar{Q}$  $S=1, S=0, \bar{Q}=0$  $\bar{Q}=0, R=1, S=0, Q=0$ 

same as P (invalid state)

case 2



 $S=1, R=0, Q \neq \bar{Q}$  $S=1, S=0, \bar{Q}=0$  (always)Now,  $\bar{Q}=0, R=0, S=1, Q=1$  $Q=1, S=1, \bar{Q}=0$ 

bounce



Clock	S	R	$Q_{n+1}$		Clock	S	R	$Q_{n+1}$
0	0	0	$Q_n$	$\Leftrightarrow$	0	X	X	$Q_n$
0	0	1	$Q_n$		1	0	0	$Q_n \rightarrow \text{HOLD}$
0	1	0	$Q_n$		1	0	1	$0 \rightarrow \text{Reset State}$
0	1	1	$Q_n$		1	1	0	1 $\rightarrow$ Reset State
1	0	0	$Q_n$		1	1	1	invalid
1	0	1	0					bounce state
1	1	0	1					
1	1	1	invalid					

① Using 57 NOR latch



Clock	S	R	$Q_{n+1}$
0	x	x	$Q_n$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	Invalid

Characteristic table of SR FF

S	R	$Q_n$	$Q_{n+1}$
0	0	0	$0 \rightarrow 0 (Q_n)$
0	0	1	$1 (Q_n)$
0	1	0	$0 \rightarrow 0$
0	1	1	$\rightarrow 0$
1	0	0	$\rightarrow 1$
1	0	1	$\rightarrow 1$
1	1	0	X unused
1	1	1	X

$$Q_{n+1} = \sum m(1, 4, 5) + \sum d(6, 7)$$

S	$\bar{R}Q_n$	$\bar{R}Q_n$	$\bar{R}Q_n$	$\bar{R}Q_n$
0	0	1	1	X
1	1	0	X	X

$$* * * * * \\ Q_{n+1} = S + \bar{R}Q_n$$

and  
 $S \cdot R = 0$


Excitation table of SR FF

$Q_n$	$Q_{n+1}$	S	R
0	0	1	0 X ↑
0	1	1	0
1	0	0	1
1	1	↓ X	0

+ Disadvantage of SR FF is invalid state is present when S and R are 1. To Avoid this JK flip flop is used.

### JK flip-flop

#### 1) Using SR FF




#### Truth table


Clock	J	K	$Q_{n+1}$
0	X	X	$Q_n$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	$Q_n$

→ Toggle State → Race condition around

#### Using Nand Gates



{ Nand  
do not follow  
Associative



Assume

$$J = 1$$

$$K = 0$$



$$J = 1, \bar{Q} = 1, \bar{Q} = 1 \Rightarrow 0 \rightarrow Q = 1$$

$$K = 1, \bar{Q} = 1, Q = 0 \Rightarrow 1 \rightarrow \bar{Q} = 0$$

$$\text{Now } J = 1, \bar{Q} = 1, \bar{Q} = 0 \Rightarrow 1 \rightarrow Q = 0$$

$$K = 1, \bar{Q} = 1, Q = 1 \Rightarrow 0 \rightarrow \bar{Q} = 1$$

## (ii) JK FF using NOR

ORCharacteristic table of JK FF

$J$	$K$	$Q_n$	$Q_{n+1}$
0	0	0	0
	0	1	1
0	1	0	0
	1	1	0
1	0	0	1
	0	1	1
$\bar{Q}_n$	1	0	1
	1	1	0

$$Q_{n+1} = m \sum (1, 4, 5, 6)$$

$J$	$K$	$\bar{Q}_n$	$\bar{K}\bar{Q}_n$	$\bar{K}Q_n$	$K\bar{Q}_n$	$KQ_n$
J	J	1	1	1	1	1
J	J	0	1	0	0	0
J	J	1	0	1	0	1
J	J	0	0	0	0	0

$$Q_{n+1} = \bar{J}\bar{Q}_n + \bar{K}Q_n$$


Excitation table

$Q_n$	$Q_{n+1}$	$J$	$K$
0	0	0	X ↑
0	1	1	0 X
1	0	X	1


→ Disadvantage of JKFF is Race around condition

### ③ D-Flip-flop

$$J = D, K = \bar{D}$$



$$S = D, R = \bar{D}$$



Truth table

Clock	D	$Q_{n+1}$
0	x	$Q_n$
1	0	0
1	1	1
1	1	1

Characteristic table

D	$Q_n$	$Q_{n+1}$
0	0	0
0	1	0
1	0	1
1	1	1

$$Q_{n+1} = D$$

Hence also called  
Transparent  
latch


Excitation table

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

### ④ T- flip flop

Toggle flip flop

$$J = K = T$$



Truth table

Clock	T	$Q_{n+1}$
0	x	$Q_n$
1	0	$Q_n$
1	1	$\bar{Q}_n$

$$J = 0, K = 0, Q_{n+1} = Q_n$$

$$J = 1, K = 1, Q_{n+1} = \bar{Q}_n$$

Characteristic table

T	$Q_n$	$Q_{n+1}$
0	0	$Q_n$
0	1	$\bar{Q}_n$
1	0	$\bar{Q}_n$
1	1	$Q_n$

$$Q_{n+1} = \bar{T}Q_n + T\bar{Q}_n$$

### Excitation table

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

### Memory bits

→ Truth table

SR FF	J	K	$Q_{n+1}$
	0	0	$Q_n$
	0	1	0

DFF

D	T
1	1
0	0

T FF

→ Excitation table

$Q_n$	$Q_{n+1}$	S	R	J	K	D	T
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	0	1
1	1	X	0	X	0	1	0

→ Characteristic eqn


$$Q_{n+1} = S + \bar{R} Q_n$$

$$Q_{n+1} = J \bar{Q}_n + K Q_n$$

$$Q_{n+1} = D$$

$$Q_{n+1} = T \oplus Q_n$$


## 62 Race around Condition



D) Race around occurs in JK FF when  $J = K = 1$  and propagation delay of ff  $t_{pf} \ll t_{pw}$

- ) During Race around o/p will changes more than ones in single clock pulse
- ) Condition to avoid Race around


$$t_{pw} < t_{pf} < T_{clock}$$



Master Slave JK FF is used to avoid race around condition

### Triggers

- ① Level trigger




### ② Edge triggering

+ ve edge      -ve edge



- 63
- In edge triggering output will change only once in single clock
  - In Level trigger ckt. o/p can change many time in single clock

### Master-Slave



- In Master-Slave FF, Master is applied with o/p clock whereas as slave is applied with inverted clock.
- In this o/p will changes when slave o/p is changing.
- In Master Slave FF, Master is Level triggered whereas Slave is Edge trigger.
- MS FF T.T is same as JK FF

## 64. Conversions of flip flops

$\rightarrow$  JK  $\rightarrow$  D FF

Steps (1) Identify available and required flip flop

(2) Make characteristic table for required flip flop.

(3) Make excitation table for available flip flop.

(4) Write boolean expression for available flip flop.

(5) Write characteristic table of required flip flop.


(6) Write excitation table of available flip flop.

(7) Write logical exp. for inputs/excitations.

Step



	D	$Q_n$	$Q_{n+1}$
char. table of reqd. flip flop (D)	0	0	0
	0	1	0
	1	0	1
	1	1	1

Step (III) for J in terms of D &  $Q_n$



Step (II) (II) excitation table for available flip flop

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	X	1
1	0	1	X
1	1	X	0



I) SRFF  $\rightarrow$  JKFF


$$S = J\bar{Q}$$

$$R = KQ$$

II) SRFF  $\rightarrow$  D

$$S = D$$

$$R = \bar{D}$$



III) SR to T

$$S = T\bar{Q}$$

$$R = TQ$$

65 JK to SR


$$J = S, K = R$$

JK to D

$$J = D, K = \bar{D}$$

JK to T

$$J = K = T$$



D to SR

$$D = S + RQ$$

D to JK

$$D = J\bar{Q} + \bar{K}Q$$

D to T

$$D = T \oplus Q$$

T to SR

$$T = S\bar{Q} + RQ^2$$

T to JK







$$T = J\bar{Q} + KQ$$

T to D

$$T = D \oplus Q$$

JK to T

$$J = K = T$$



T-FF is a freq<sup>n</sup> divider

DC freq is S/P O/P will be  $\frac{x}{n}$  hr

10/10

Latch

Level triggered

asynchronous

FF

Edge triggered

synchronous.

Setup time → It is the min. time required to keep ilp at proper level before applying clock

Hold time → It is the min. time required to keep ilp at same level after applying clock

If setup time and hold time is not properly maintained then output will go to meta stable state.

Registers

Registers are used to store group of bits

To store  $n$ -bits,  $n$  FF's are used in Registers

Depending on ilp and olp registers can classified into

① SISO ② SIPO ③ PISO ④ PIPO

Based on application -

① Shift registers (JK FF).

② Storage " (DFF)


SISO (serial in serial out)

Serial in MSFF

 $n$  clock pulses  
 $n-1$  clock pulses


LSFF

Serial O/P



↑ -ve triggered clock

- Ques 67
- ① In SISO register to provide  $n$ -bit data serially in it require  $n$  clock pulse.
  - ② SISO register is used to provide  $n$  Tclk delay to the input data.
  - ③ To provide  $n$ -bit data serially out in SISO register it require minimum  $n-1$  clock pulse.
  - ④ SIPo (serial in parallel out)




- ① In SIPo reg. to provide  $n$ -bit data serially in it require  $n$  clock pulse, and to provide parallel output no clock pulse is required.

Serial - Temporal code

Parallel - Spatial code


- ⑤ SIPo is used to convert temporal code into spatial code.

Ques 1 Ckt in fig. is a 4 bit SIPo reg. which is initially loaded with 1101. After 3 clock pulses, the data present in register is




0 →	1	1	0	1
1 →	1	1	1	0
2 →	1	1	1	1
3 →	0	1	1	1

Ques: A 4 bit SISO register loaded with 1011 if clock pulse are applied continuously then after how many clock pulses again data will become 1011



	Clock	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0		0	1	0	1
①	1	0	1	0	1
②	2	0	0	1	0
③	3	1	0	0	1
④	4	1	1	0	0
5		1	1	1	0
6		0	1	1	1
7		1	0	1	1

### D) PISO (parallel in Serial out)



Control: 0 → Parallel In

1 → Serial Out


PISO

$I_0 \rightarrow$  PISO (0)

$I_1 \rightarrow$  SISO (1)

- ① To provide parallel input 1 clock pulse is required and to provide serial out n-1 clock pulse is required
- ② Used to convert spatial code to temporal code.

## 7.1 PIPO (parallel in Parallel out)



- ① Used as storage register in CPU
- ② for Parallel in 1 clock pulse is required.
- ③ for parallel out 0 clock pulse is required.

	I/P	O/P
SISO	$n$	$n-1$
SIPO	$n$	0
PISO	1	$n-1$
PIPO	1	0

*Delay provision*  
← MUX  
(Fastest)

→ In shift register each shift left operation will multiply by two and shift right will divide by 2.

$$m \text{ shift left} : \times 2^n$$

$$m \text{ shift right} : \div 2^n$$

### COUNTERS

- ① Counters are basically used to count number of clock pulses applied.
- ② Used as frequency dividers.
- ③ Time measurement.
- ④ Frequency measurement.
- ⑤ Range or distance measurement.
- ⑥ Pulse width measure.

Basics

In Counters with  $n$  FF's max<sup>m</sup> possible states are  $2^n$ .

$$n \rightarrow \text{no. of FF}$$


$$N \rightarrow \text{no. of states}$$

$$N \leq 2^n$$

$$\text{or, } m \geq \log_2 N$$

$$2 \text{ bits} \rightarrow 4 \text{ states}$$

$$3 \text{ bits} \rightarrow 8 \text{ states}$$



Depending on clock pulse applied counters are of two types.

- ① Synchronous.
- ② Asynchronous.

SynchronousAsynchronous

- |  |   |
|--|---|
| <ul style="list-style-type: none"> <li>① ALL FF's are applied with same clock</li> <li>② faster</li> <li>③ Any count sequence can be design</li> <li>④ No Decoding Errors</li> </ul> | <ul style="list-style-type: none"> <li>① Different FF's have different clock pulses</li> <li>② slow</li> <li>③ fixed count sequence is possible</li> <li>④ Decoding errors will present.</li> </ul> |
|--|---|


E.g. Ring Counter & Johnson counter

No. of states present in a counter is known as Modulus


count. E.g. Mod N

$\rightarrow N$  States

1/freq... f



- ⑤ Decade counter (10 states) is applied with clock freq. of 100 kHz the output freq.




If Mod M & Mod N are cascaded  
then it will act as Mod MN  
counter.

## RIPPLE COUNTER

- ④ It is an asynchronous counter.
  - ⑤ These FF's are operated in toggle mode.
  - ⑥ Diff' FF's are applied with different clock pulses.
  - ⑦ In this counter input clock is applied to only one FF and output of one FF's will act as clock to next FF.
  - ⑧ In this counter the FF applied with input clock will acts as LSB.  
FF.  $\rightarrow$  LSB

FF  $\rightarrow$  LSB  
Clock pulse

## 3 bit Ripple Counter




- ① The 8 counter shown in figure, do toggle for every clock pulse -ve edge.
  - ②  $Q_1$  toggles when  $Q_0$  is changing from  $1 \rightarrow 0$
  - ③  $Q_2$ , " " "  $Q_1$  " " "  $1 \rightarrow 0$

Clock	74	$Q_2$	$Q_1$	$Q_0$	
0		0	0	0	→ -ve edge triggered
1		0	0	1	→ $Q_0$ as clock
2		0	1	0	
3		0	1	1	
4		1	0	0	
5		1	0	1	
6		1	1	0	
7		1	1	1	
8		0	0	0	


In  $n$  bit ripple counter max.<sup>m</sup> possible states with  $n$  FF's are  $2^n$ . 3 bit counter  $\rightarrow$  8 states

Timing diagram



In  $n$  bit ripple counter propagation delay of each ff's is  $t_{pd\ ff}$ , then time period of clock


$$\begin{aligned} T_{CLK} &\geq n t_{pd\ ff} \\ f_{CLK} &\leq \frac{1}{n t_{pd\ ff}} \\ f_{max} &\leq \frac{1}{n t_{pd\ ff}} \end{aligned}$$



Ques: In ripple counters, decoding errors or transient states will be present due to propagation delay. (Decoding errors will be present)

- ① -ve edge trig.  $\bar{Q}$  as clock UP Counter.
- ② +ve edge trig.  $Q$  as clock UP Counter.


### Down Counter



Clock	$Q_2$	$Q_1$	$Q_0$
0	0	0	0
1	1	1	1
2	1	1	0
3	1	0	1
4	1	0	0
5	0	1	1
6	0	1	0
7	0	0	1
8	0	0	0


+ve edge trig.  $Q$  as clock Down Counter



-ve edge trig.  $\bar{Q}$  as clock Down Counter



→ To avoid Decoding error, strobe signal is used.

0 0 0  
0 0 1 → Decoding errors  
0 1 1





$$T_{CLK} \geq n \cdot tpd + T_s$$


In  $n$  bit ripple counter propagation delay of each ff is  $tpd$   
FF and Strobe is  $T_s$ , then

$$T_{CLK} \geq n \cdot tpd + T_s$$

Non-Binary Ripple Counter { Asynchronous inputs  $\Rightarrow$  clear or preset signals }

To Design Non-binary counter, clear or preset signal is used

clear/preset  $\rightarrow$  Asynchronous (affect flop without having clock)




or



$Clr = 1$   
 $= 0$  (no effect)



BCD Counter




~~BCD~~ BCD counter is a Decade counter but, all Decade counters are not BCD counters.

→ Ripple Counter

- ① Trigger  $\nearrow$  +ve  $\searrow$  -ve
- ② clock  $\nearrow$   $\searrow$
- ③ up / down
- ④ clear / present  $U_r = 000$   $P_r = 111$
- ⑤ Observe decoding logic (Terminal Count)

## Ring Counter



identify a  
flip flop  
characteristic  
flip flop.  
transition  
flip flop.

~~so lean &  
nibble fit  
tan chest~~

stable flip

Mr. tab


On  
0  
1  
0

- Ring counter is a shift register in this output of last FF ( $Q_n$ ) is connected to 1<sup>st</sup> FF input.
  - In Ring counter only one FF output is high and it circulates among all FF based on clock pulse.

clock	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	1	0	0	0
	0	1	0	0
	0	0	1	0
	0	0	0	1
	1	0	0	0

- Q) In ring counter with  $n$  flip flops, maximum possible states are  $n$ .

### Timing diagram




$$\rightarrow f \rightarrow \frac{f}{n}$$

$$\theta = \frac{360}{n}$$


- ⑩ Ring counter is used in SAR (successive approx. register type ADC)
- ⑪ Also used in stepper motor
- ⑫ To generate waveform
- No. of unused states present in ring counter is  $2^n - n$

### Ring counter with JK FF




→ Advantage of Ring counter is its decoding is easy.

### Self starting Ring Counter (To avoid lock out)



Clock

Johnson Counters: (1) Twisted ring counter) or Switch tail Counter  
 (or) Creeping Counter (or) Mabies Counter (or) Walking counter



Clock	$Q_3$	$Q_2$	$Q_1$	$Q_0$	Decoding logic	$f \rightarrow \frac{f}{2^n}$
0	0	0	0	0	$\bar{Q}_3 \bar{Q}_0$	$f \rightarrow \frac{f}{2^n}$ or freq.
1	1	0	0	0	$Q_3 \bar{Q}_2$	$\rightarrow 4$ ff $\rightarrow 8$ States
2	0	1	0	0	$Q_2 \bar{Q}_1$	$\rightarrow n$ ff $\rightarrow 2^n$ states
3	0	0	1	0	$Q_1 \bar{Q}_0$	
4	1	0	0	1	$Q_3 \bar{Q}_0$	
5	0	1	0	1	$Q_3 \bar{Q}_2$	
6	0	0	1	1	$Q_2 \bar{Q}_1$	
7	0	0	0	1	$Q_1 \bar{Q}_0$	
8	0	0	0	0	$Q_3 \bar{Q}_2$	
9	1	0	0	0	$Q_3 \bar{Q}_0$	

No. of unused states in Johnson counter is  $2^n - 2^n$

① J, k, on / on  
 ② on on / J K

## Flip flop conversion

(I) Identify available & required flip flop.

(II) Characteristic table for required flip flop.

(III) Excitation table for available flip flop.

(IV) Boolean expression for available flip flop.

(V) Draw cbt. diagram.

JK to D

Available flip flop = JK

Reqd. flip flop = D

(I) char. table of D

D	On	On + 1
0	0	0
0	1	0
1	0	1

TM: Trademark are under license from SIGNUTRA INC., USA


(II) excitation table for available

flip flop = JK

On	On	On	JK
0	0	0	0 X
0	0	1	1 X
1	0	0	X 0
1	1	1	X 0


(III) Boolean expression

D	On	On	JK
0	0	0	0 X
0	0	1	X 1
1	0	1	1 X
1	1	1	X 0



TM: Trademark are under license from SIGNUTRA INC., USA

for  $J=D$




for  $K = D$

**Signutra**

signature nutrition

(IV) Diagram



~~race around condition~~



cek      JK      ent.      Out

0      X X      On      On

1      0 0      On      On

1      0 1      0

1      1 0      1



TM: Trademark are under license from SIGNUTRA INC., USA

delay of  
flip flop      Racing

T1 > delay of  
JK setup

**Signutra**<sup>TM</sup>  
signature nutrition


$T/2 \rightarrow$  delay of  
time period flip flop  
of clock

conditions to overcome racing

- (i)  $T/2 <$  prop. delay of flip flop
- (ii) edge triggering
- ~~(iii) master slave~~

Master slave flip flop JK

(i) same as negative edge  
triggering flip flop clocking



TM: Trademark are under license from SIGNUTRA INC., USA

clk = 1

Master = operational

clk = 0

Slave = functional

- Instead of QP changing continuously, the output changes once in a cycle.
- Say,  $J = K = 1$

