
Chapter -11

Input - Out put Organization :-

1

-3

Connection of I/o bus to input - output devices is shown in the fig 1 -



The main function of input-output interface circuit are data conversion, synchronization and device selection. I/o bus consists of data lines, address lines and control lines.

When the address is made available in the address when the address is made available in the address lines, the processor provides a function code lines, the processor provides a function code lines.

I I/O command in the control lines.

A control command is simued to activate A control command is simued to activate the plripheral and to inform it what to do.

the peripheral and to inform it what to test various

A status command is used to test various

Status conditions in the interface and the

peripheral.

Example of an I/o interface unit is shown Biderectional Bus Port A register Do data Chip select

CS

Register Select

RSO & Status

T/o write

WR

Port B

register

Control

Fort B

register

Control

Status

Status

register Status
register

To I/o derice e To CPU Register selected RSI RSO None! data bus in high -impedance \times 0 × post A register Post B register control regis ter Status register Tho data register are available called as posts, is Control register, a status segister, bus buffers and timing & control circuits Data bus is used to Communicate with CPU 4 interfoce Chip select & register select inputs determine the address assigned to the interface.

3

_)

_

Transfer of data, control and status information

is always via the common data bus.

Data is transfered to a from ports A&B registers External cit is provided to enable the chip select (S) i/p when interface is selected by the address bus.

Two registers select its RSI & RSO are usually connected to the two least significant lines of the address bus.

A synchronous Data Transfer

3

0

3

-3

-3

-3

-3

-3

-3

-

-

7

~

-

-3

-9

-3

-9

-3

-3

-

2222

Asynchronous data toansfer between two independent units requires that control signals be transmitted b/w the communicating units to indicate the time at which data is being transmitted. This is done by -Strobe pulse :) is supplied by one of the units It indicates to the other unit when transfer has to

Another method Commonly used is to accompany each data item being transferred with a control Signal that indicates the presence of data in the bus. The unit receiving the data item responds with another control signal to acknowledge receipt of the data and it is called Handshaking.

Stroke control: > method of asynchronous data transfel employs a single control line to time each transfer. The strobe may be activated by either the source or the destination unit, shown-Data bus Destination Source Data bus Destination
Unit Strobe Unit block dy This block dy shows a source - initiated transfer Data bus carries the binary information source unit to the destination unit. Bus has multiple lines to transfer an entire byte or wood. Strobe is a single line that informs the destination unit when a volid data word is available in the bus. Timing dig : > Date < Valid date -> fig (b) strobe The source unit first places the data on the data bus. After a brief delay to ensure the data settle to a steady value, the source activates the stroke pulse. The information on the data bus and strobe signal remain in the active state for a sufficient time period to allow the destination unit to receive the data.

3

C

6-3

50

c-3

643

5

643

Cys

C-3

C-3

C >3

C >3


C -3

6- N

c+s

Source removes the data from the bus after the Strobe pulse is disabled from source. New valid data will be available only after the stroke is enabled again.

(ii) Destination - initiated stroke for data transfers



ra block dig

c >3

c y

6 3

600

C 3

C-13

c 3

6

6

c -3

6 3

6 3

6

6

6-13

673

C-3

6-3

6-3

6-3


C-3

C -3

6.-3

6-3

6-3



Here destination unit activates the stroke pulse and infolms the source to provide data. Source unit sesponds by placing the requested binary information on the data bus. The destination unit disables the strobe, then Source gremoves the data from the bus after a pre determined time interval.

Handshaking:> The disadvantage of the strobe method is that the source unit that initiates the transfer has no way of knowing whether the destination unil has actually received the data item that was placed in the bus, similarly for destination unit. Handshake method solves this problem by introducing a second control signal that provides a reply to the unit that initiates the transfer. A source initiated transfer using handshaking is shown: Source Data bus

Unit Data accepted Unit block dig Data bus Valid data >>


Data valid

Data accepted Timing dig Data accepted Two handshaking lines are in data valid, which is generated by the source unit,

(iidata ralid accepted, generated by the destination unit Sequence of Events are shown in fig ->

Source unit initiates the transfer by placing the data on the bus and enabling its data valid signal. Destination unit activates the data accepted signal after it accepts the data from the bus. Source unit then disables its data valid signal

-3



Direct Memory Access (DMA)

6 3

6 3

6

C-3

C->3

C 3

C >3

c >3

6 3

6

c | 2

2

- 19

-

62225000

.


The transfer of data between a fast storage droice such as magnetic disk and memory is often limited by the speed of the CPU.

The speed of transfer would improve if we remove the CPU from the path and letting the peripheral device manage the memory bus directly.

This transfer technique is called Direct Memory Access

In DMA transfer, the CPU is idle 2 has no Control of the memory buses. DMA controller takes over the buses to manage the transfer directly b/w the I/o device & memory.

→ Two control signals in the CPU that facilitate the DMA transfer (ii) The bus request (ii) Bus grant is shown ->



High-impedance (diable)

when BG is enabled.

Bus request (BR) signal is used to request the CPU for control of the buses, BR is active, CPU terminates the execution of the current instruction and places the address bus, data bus, the read & write lines into a high-impedance State (open ckt op)

Bus grant (BG) signal o/p is active to inform the external DMA that the buses are in high-impedance State & DMA can now take control of the buses to Conduct memory transfers

3

3

3

13

3


13

-3

-9

When DMA takes control of the bus system, it Communicates directly with the memory by burst transfer,. In DMA burst transfer, a block sequence consisting of a no. of memory words is transferred in a continuous burst.

DMA Controller :> Block dig is shown below?



DMA controller communicates with CPU via the data bus and control lines.

DMA select (DS) and Register select (RS) i/ps enable the address bus for selecting registers in DMA

when BG ilp = 0, (PV can communicate with DMA registers through the data bus to read from or write to the DMA registers.

When BG=1, the buses of the CPU are idle.

DMA can communicate directly with the memory
and activates RD or WR control.

DMA controller has 3 registers:

- 1) Address register contains an address to specify the desired location in memory
- 2) Word court register holds the no. of words to be transferred.
- 3) Control register specifies the mode of transfer

116

77777777