



*DIGITAL
ELECTRONICS*

EDU-YH.COM
(Online Store of all study material)

EDULYF.COM

2

(Online Store of all study material)

Digital Electronics

27/08/12

10

Syllabus

- 1) logical expression minimization $\begin{cases} \rightarrow \text{Boolean algebra} \\ \rightarrow \text{K-map} \end{cases}$
- 2) Combinational CKTs $\rightarrow$ Arithmetic CKTs $\begin{cases} \rightarrow \text{HA} \\ \rightarrow \text{HS} \\ \rightarrow \text{FA, FS, PA} \\ \rightarrow \text{Look Ahead Carry Adder} \end{cases}$
- 3) MUX, DMUX, Decoders, Encoders, Comparators, code converters.
> combinational

Sequential CKTs

- (1) FF's, Registers, Counters
- (2) ADC/DAC Logic families
- (3) Memory $\rightarrow$ RAM, ROM $\frac{\text{me}}$
- > Number Systems - codes - data representation

References:-

- (i) Digital logic design $\rightarrow$ morish mamo (unsolved questions)
- (ii) Digital integrated electronics $\rightarrow$ T94b. & Schilling (for reamending)
- (iii) Logic Design $\rightarrow$ Roth

Practice questions (20% Repetition)

GATE $\rightarrow$ ECE, EEE, EI, CS, IT $\rightarrow$ 90% PSU's cover

IES $\rightarrow$ ECE, EEE

IAS $\rightarrow$ 10 years paper

Boolean Algebra :- 1854 → George boole

Logical expression minimization

Boolean Algebra → Variables (0,1) 1,2,3
 → K map. 2,3,4 (variables) (0,1,x)
 → Quine McClusky / Tabular method
 ↳ can be used for any No. of variables.

(1) $A \rightarrow \text{NOT} \rightarrow \bar{A}$ (or) A'

$$\bar{\bar{A}} = A$$

(2) AND

$$\begin{aligned} 0 \cdot 0 &= 0 \\ 0 \cdot 1 &= 0 \\ 1 \cdot 0 &= 0 \\ 1 \cdot 1 &= 1 \end{aligned}$$

$$\begin{aligned} A \cdot A &= A \\ A \cdot 0 &= 0 \\ A \cdot 1 &= A \\ A \cdot \bar{A} &= 0 \end{aligned}$$

(3) OR

$$\begin{aligned} A + A &= A \\ A + 0 &= A \\ A + 1 &= 1 \\ A + \bar{A} &= 1 \end{aligned}$$

Ex →

SOP
 $\rightarrow AB + A\bar{B} = A(B + \bar{B}) = A$

redundant / independent

$\rightarrow AB + A\bar{B}C + A\bar{B}\bar{C} = AB + A\bar{B}(1) = A(B + \bar{B}) = A$
 minimum No. of NAND gate required = ?
 Ans. 0

Pos
 $(A+B)(A+C) = A + AC + AB + BC$
 $= A + AC + AB + BC$
 $= A(1 + C + B) + BC$
 $(A+B)(A+C) = A + BC$

$$\text{ex } (\bar{X} = \bar{X} + YZ$$

$$\text{que } (A+B)(\bar{A}+B)(\bar{A}+\bar{B})$$

$$\Rightarrow (A+B)(\bar{A}+B\bar{B})$$

$$\Rightarrow A\bar{A} = 0$$

$$\text{que } (A+B+C)(A+\bar{B}+C)(A+B+\bar{C})$$

$$\Rightarrow (A+B+\cancel{C})(A+\bar{B}+C)$$

$$= (A+B)(A+\bar{B}+C)$$

$$A+B = X$$

$$\Rightarrow (X+\cancel{C})(A+\bar{B}+C)$$

$$\Rightarrow (A+B)(A+\bar{B}+C)$$

$$\Rightarrow (A+B(\bar{B}+C)) = A+BC$$

$$(A+B)(A+C) = A+BC$$

$$A+BC = (A+B)(A+C)$$

$$\textcircled{1} \quad \textcircled{2} \quad \textcircled{3}$$

$$(\textcircled{1}+\textcircled{2})(\textcircled{1}+\textcircled{3})$$

$\Rightarrow$ Distribution theorem

$$\text{ex } A+\bar{A}B = (A+\bar{A})(A+B) = A+B$$

$$\text{que } (A+\bar{A}\bar{B}) = (A+\bar{A})(A+\bar{B}) = A+\bar{B}$$

$$\text{ex } \bar{A}+AB = \bar{A}+B$$

$$\text{ex } \bar{A}+A\bar{B} = \bar{A}+\bar{B}$$

$$\text{que } AB+A\bar{B}+\bar{A}\bar{B} = A(B+\bar{B})+\bar{A}\bar{B} = A+\bar{A}\bar{B} = A+\bar{B}$$

$$\text{que } A\bar{B}+\bar{A}B+AB$$

$$\Rightarrow A(B+\bar{B})+\bar{A}B = A+\bar{A}B = A+B$$

we can add any term present in expression
 $\therefore A+A=A$

we can add the any term present in expression.

$$\therefore \boxed{A+A=A}$$

Ques. $ABC + A\bar{B}C + \bar{A}BC$

$$\Rightarrow \overbrace{BC + A\bar{B}C}^{BC} \Rightarrow ABC + A\bar{B}C + ABC$$

$$\Rightarrow B \cdot \overbrace{A\bar{B}C}^{A\bar{B}C}$$

$$\Rightarrow \overbrace{BAC(A+\bar{A})}^{BAC(A+\bar{A})} + \overbrace{BC(A+\bar{A})}^{BC(A+\bar{A})} + \overbrace{AC(B+\bar{B})}^{AC(B+\bar{B})}$$

$$\Rightarrow AC + BC \rightarrow \text{SOP}$$

$$\Rightarrow C \cdot (A+B) \rightarrow \text{POS}$$

Ques. $AB + \bar{A}C + BC$

$$AB + \bar{A}C + (BC \cdot 1) = AB + \bar{A}C \text{ (prove)}$$

$$\Rightarrow AB + \bar{A}C + BC(A + \bar{A}) \text{ Redundant}$$

$$\Rightarrow AB + \bar{A}C + ABC + \bar{A}BC$$

$$\Rightarrow AB(1+C) + \bar{A}C(1+B)$$

$$\Rightarrow AB + \bar{A}C$$

Sol. $AB + \bar{A}C + BC = AB + \bar{A}C$ Redundant

$\Rightarrow$ Consensus Theorem

① Three variable

② ~~Repeat~~ Twice

③ only one variable is complemented / one variable uncomplemented also

Ques. $AB + \bar{B}C + AC = AB + \bar{B}C$

Ques. $AB + B\bar{C} + AC = B\bar{C} + AC$

Pos. $(A+B)(\bar{A}+C)(B+C) = (A+B)(\bar{A}+C)$

$\rightarrow$ Redundant Term

$(A+B)(B+\bar{C})(A+C) = (B+\bar{C})(A+C)$

extension

$$\bar{A}\bar{B} + \bar{B}\bar{C} + A\bar{C} = (\bar{A}\bar{B} + A\bar{C})$$

$$\bar{A}\bar{B} + \bar{B}\bar{C} + A\bar{C} = \bar{A}\bar{B} + A\bar{B}\bar{C}$$

$$(A+\bar{B})(\bar{A}+\bar{C})(\bar{B}+\bar{C}) = (A+\bar{B})(\bar{A}+\bar{C})$$

Qe $(A+B)(\bar{A}+C)$

$$(A+B)(A+C) = A+BC$$

$$\Rightarrow AC + \bar{A}B + BC$$

$$\Rightarrow AC + \bar{A}B$$

$$\Rightarrow \boxed{(A+B)(\bar{A}+C) = AC + \bar{A}B} \leftarrow \text{Transposition Theorem}$$

Q $(A+B)(\bar{A}+\bar{B}) = A\bar{B} + \bar{A}B \Rightarrow \text{EX-OR}$

pos. SOP

$\Rightarrow$ De Morgan Theorem :-

$$\overline{ABC} = \bar{A} + \bar{B} + \bar{C}$$

$$\overline{A+B+C} = \bar{A} \cdot \bar{B} \cdot \bar{C}$$

Boolean Algebra

① Theorems $\rightarrow$ minimize (9) statements

② SOP $\rightarrow$ minimal form
canonical

③ POS $\rightarrow$

④ Dual

⑤ Complement

⑥ Venn Diagrams

⑦ Truth tables

⑧ Switching circuits

SOP (sum of product) :-

ex $\rightarrow ABC + \bar{A}Bc + A\bar{B}E$

- $\rightarrow$ In sop $\rightarrow$ each individual term is known as min term
- $\rightarrow$ sop form is used when the output of logic circuit is logic 1.

- $\rightarrow$ min term for 5 $\rightarrow 101 \rightarrow A\bar{B}C$
- 9 $\rightarrow 1001 \rightarrow A\bar{B}\bar{C}D$

Q. for the give Truth Table minimized sop expression is

	A	B	Y
$\bar{A}\bar{B}$	0	0	1
$\bar{A}B$	0	1	0
$A\bar{B}$	1	0	1
AB	1	1	1

$$Y = \bar{A}\bar{B} + A\bar{B} + AB$$

$$= A + \bar{A}\bar{B}$$

$$= A + \bar{B}$$

OR $Y(A,B) = \sum m(0, 2, 3)$

Ans $\Rightarrow f(A,B) = \sum m(0, 1, 2)$

$$\Rightarrow f = \bar{A}\bar{B} + \bar{A}B + A\bar{B}$$

$$= \bar{A} + A\bar{B}$$

$$= (\bar{A} + A)(\bar{A} + \bar{B})$$

$$= \bar{A} + \bar{B}$$

$A + \bar{A}B = A + B \rightarrow$ minimal form (further cannot be minimized)

$$A + \bar{A}B$$

$$\Rightarrow A \cdot 1 + \bar{A}B$$

$$\Rightarrow A(B + \bar{B}) + \bar{A}B$$

$$= \boxed{AB + \bar{A}B}$$

~~Canonical~~
Canonical SOP form
(each min term must contain all variables)

→ in Canonical SOP form each min term will have all the variables.

Canonical form OR Standard SOP form

Ques No. of min terms present in Canonical SOP of $A + \bar{B}C$ is ..

Solⁿ

$$A(B + \bar{B}) + \bar{B}C(A + \bar{A})$$

$$\Rightarrow (AB + A\bar{B})(C + \bar{C}) + B A \bar{B} C + \bar{A} \bar{B} C$$

$$\Rightarrow A(B + \bar{B})(C + \bar{C}) + \bar{B}C(A + \bar{A})$$

$$\Rightarrow A(BC + B\bar{C} + \bar{B}C + \bar{B}\bar{C}) + A\bar{B}C + \bar{A}\bar{B}C$$

$$\Rightarrow ABC + AB\bar{C} + \underline{A\bar{B}C} + B A \bar{B} C + \underline{A\bar{B}C} + \bar{A}\bar{B}C$$

$$\Rightarrow \underline{5 \text{ term}}$$

one term

(Product of Sum) form:-

POS form/ is used ~~one~~ ~~step~~ when output is logic 0.

ex $\rightarrow (A+B+C)(\bar{A}+B+\bar{C})(\bar{A}+B+\bar{C})$

$\rightarrow$ each individual term is called as max term.

ex $\rightarrow 5 \rightarrow 101 \rightarrow$ max term $\rightarrow (\bar{A}+B+\bar{C})$

Ques for the given Truth Table . minimized pos expression is

A	B	Y
0	0	1
0	1	0 ✓
1	0	1 ✓
1	1	0 ✓

~~$Y = \bar{A}$~~

$Y = (A + \bar{B})(\bar{A} + \bar{B})$

$Y = \bar{B} + A\bar{A}$

$Y = \bar{B}$

OR
 $A\bar{B} + \bar{A}\bar{B}$
 $\Rightarrow \bar{B}(A + \bar{A})$
 $\Rightarrow \bar{B}$

OR $Y(A,B) = \prod M(1,3)$

SOP $\rightarrow Y = \bar{A}\bar{B} + A\bar{B}$
 $= \bar{B}(A + \bar{A}) = \bar{B}$

$\Rightarrow \boxed{\sum m(0,2) = \prod M(1,3)}$

Ques $f(A,B,C) = \sum m(1,2,5,7) = \prod M(0,3,4,6)$

Notp with n variable max. possible min terms OR max terms is 2^n .

$A, B \rightarrow$ Total No. of logic expressions = $2^2 = 4$

$A \cdot B$	$\bar{A} \bar{B}$	A	0
$A + B$	$A \bar{B}$	$\bar{A}$	1
$\bar{A} + B$	$\bar{A} \cdot \bar{B}$	B	$\bar{A} B + A \bar{B}$
$A + \bar{B}$	$\bar{A} + \bar{B}$	$\bar{B}$	$A B + \bar{A} \bar{B}$

$\Rightarrow$ With n variables maximum possible logic expression are $= 2^n$

if $n=2 \Rightarrow 2^2 = 2^4 = 16$

$n=3 \Rightarrow 2^3 = 2^8 = 256$

$n=4 \Rightarrow 2^4 = 2^{16} = 2^6 \times 2^{10} = 64K$
 $= 65536$

Dual

Dual expression is used to convert positive logic to negative logic and vice versa.

logic 0 $\rightarrow$ 0V
 logic 1 $\rightarrow$ +5V } +ve logic

logic 0 $\rightarrow$ -5V
 logic 1 $\rightarrow$ 0V } +ve logic

logic 0 $\rightarrow$ +5V
 logic 1 $\rightarrow$ 0V } -ve logic

AND gate (+ve logic)

A	B	y
0	0	0
0	1	0
1	0	0
1	1	1

OR gate (+ve logic)

A	B	y
0	0	0
0	1	1
1	0	1
1	1	1

-ve logic OR gate

A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

= +ve logic AND gate

$\Rightarrow$ +ve logic AND = -ve logic OR

$\Rightarrow$ ~~AND~~ AND $\xleftrightarrow{\text{Dual}}$ OR

$\Rightarrow$ $A \cdot B \xleftrightarrow{\text{Dual}} A + B$

$\xrightarrow{\text{Dual}}$
 $\text{AND} \xleftrightarrow{\text{Dual}} \text{OR}$
 $\xleftrightarrow{\text{Dual}} +$

② $0 \leftrightarrow 1$

③ Keep variables as it is.

Ex, $A\bar{B}C + AB\bar{C} + \bar{A}\bar{B}C$

Dual $\Rightarrow (A+B+C) \cdot (A+B+\bar{C}) \cdot (\bar{A}+\bar{B}+\bar{C})$

$\hookrightarrow$ Dual = $A\bar{B}C + AB\bar{C} + \bar{A}\bar{B}C$ (original expression)

$\Rightarrow$ for any logical expression if two times Dual is used Result is same expression.

Self Dual

Ex $AB + BC + AC = A$

Dual = $(A+B) \cdot (B+C) \cdot (A+C) = (B+AC)(A+C)$

$= AB + BC + AC + AC$

$= AB + BC + AC$

⇒ in self Dual expressions if one time Dual is used Result is same expression. 6

⇒ With n variables maximum possible self dual are $2^{2^{n-1}}$.

$$n=1 \Rightarrow 2^{2^0} = 2^1 = 2$$

$$A \xleftrightarrow{\text{Dual}} A$$

$$A \cdot 1 \xleftrightarrow{\text{Dual}} (A+0)$$

$$\bar{A} \xleftrightarrow{\text{Dual}} \bar{A}$$

AND	$\xleftrightarrow{\text{Dual}}$	OR
NAND	$\xleftrightarrow{\text{Dual}}$	NOR
NOT	$\xleftrightarrow{\text{Dual}}$	NOT

Complement :-

$$Y = ABC + \bar{A}BC + A\bar{B}C$$

$$\bar{Y} = \overline{ABC + \bar{A}BC + A\bar{B}C}$$

$$= (\overline{ABC}) \cdot (\overline{\bar{A}BC}) \cdot (\overline{A\bar{B}C})$$


$$= (\bar{A} + \bar{B} + \bar{C}) \cdot (A + \bar{B} + \bar{C}) \cdot (\bar{A} + B + \bar{C})$$

(i) $AND \leftrightarrow OR$


(ii) $1 \leftrightarrow 0$

(iii) complement each variable

Venn diagrams: →



Ques for the given Venn diagram minimize expression for shaded area shown in figure.




$\bar{A} + B$

Soln

$$\begin{aligned}
 f &= \bar{A}\bar{B} + AB + \bar{A}B \\
 &= \bar{A} + AB \\
 &= \bar{A}(B + \bar{B}) + B(A + \bar{A}) \\
 &= \bar{A} + B \\
 &= \bar{A} + AB \Rightarrow \bar{A} + B
 \end{aligned}$$

Ques




$A \cup B \Rightarrow A + B$

OR

$$\begin{aligned}
 f &= \bar{A}\bar{B} + AB + \bar{A}B \\
 &= A + \bar{A}B \\
 &= A + B
 \end{aligned}$$

3 variable Venn diagram: $\Rightarrow$




minimized expression for the Venn diagram shown in fig.

$$f = \overline{A}\overline{B}C + \overline{A}AB\overline{C} + A\overline{A}BC + A\overline{A}BC$$

$$= \overline{A}\overline{B}C + \overline{A}AB\overline{C} + \overline{A}BC + A\overline{A}BC$$


$$= AC + AB + \overline{A}BC$$

Switching Circuits: $\Rightarrow$




A	Y
0	0
1	1

$\Rightarrow Y = A$
Buffer




A	Y
0	1
1	0

$\Rightarrow Y = \overline{A}$
NOT




A	Y
0	1
1	0




A	T ₁	Y
0	off	1
1	ON	0




$Y = \overline{A}$




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



Three paths for bulb to be on



Statements $\Rightarrow$

Q. The logic circuit have three inputs A, B, C and output is Y . Then Y is logic 1 for the following combinations

1. A and C are true
2. B and C are false
3. A, B and C are true
4. A, B and C are false

Solⁿ

$$Y = \overline{A}C + \overline{B}\overline{C} + ABC + \overline{A}\overline{B}\overline{C}$$

$$= AC + \overline{B}\overline{C}$$

GATE Q. 10

A logic ckt. have three input A, B, C and output f , f is logic 1 when majority No. of inputs are at logic 1. then minimised exp. for f is

Solⁿ

A	B	C	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

min terms

$$f = \sum m(3, 5, 6, 7)$$

$$f = \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC$$

$$= BC + AC + AB$$

Q. If minority functions $\rightarrow \overline{A}\overline{B} + \overline{B}\overline{C} + \overline{A}\overline{C}$

Logic gates :-

Basic Building Blocks:-


NOT, AND, OR, NAND, NOR,
basic gates universal gate

EXOR, EXNOR
Arithmetic ckt
Comparator
parity generator/checker
Code Converter



NOT gate



A	Y
0	1
1	0




A	T ₁	Y
0	OFF	1
1	ON	0




→ Stable state
→ Stable state

⇒ Two stable state
⇒ Bi-stable multivibrator
OR Basic memory ckt



$$T = 6 t_{pd}$$

$$T = 2 \times 3 \times t_{pd}$$




⇒ Astable multivibrator
OR ⇒ Square wave generator
OR ⇒ clock generator
OR ⇒ Ring oscillator

in Ring oscillator Time period of generated square wave is given by

$$T = 2N t_{pd}$$

where $N \rightarrow$ No. of Inverters connected in feedback

Ques $\Rightarrow$ In the ckt shown in fig. $t_{pd} = 1\text{ns}$ then Time period of generated square wave



AND Gate




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



$\Rightarrow$ An AND gate follows both commutative and Associative laws.

Commutative / or



$$AB = BA$$



$$ABC = (AB)C = (AC)B = (BC)A$$



Enable/disable




Strobe 0 → disable, Strobe 1 → enable } for AND gate
 → Strobe is used to check the behaviour of the logic gate.

⇒ In TTL logic family any input is open or floating it will access logic 1.


⇒ In ECL logic family open or floating input will access logic 0.



→ In an AND gate unused input can be -
 (i) connected to logic '1' or pull up. (best)




(ii) Connected to any one of used input



(iii) If it is TTL then unused input can be open or float. (N.M.L)

Among these the best way is to connect the logic '1' or pull up.

Ques AND GATE using Diode :-




A	B	D ₁	D ₂	Y
0	0	ON	ON	0
0	1	ON	off	0
1	0	off	ON	0
1	1	off	off	1

OR Gate :-



A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1





parallel switch

→ $A+B = B+A$ → Commutative law

$A+B+C = (A+B)+C$ → Associative law

OR gate follows both Commutative and Associative law.




→ OR → $e \rightarrow 0$
 $d \rightarrow 1$

→ In OR gate unused input can be connected to


- (1) Connected to logic '0' or (or) pull down
- (2) Can be connected to one of used input
- (3) if it is ECL, then unused i/p can be open/float.

OR gate using Diode




A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

IES of
Que



Que in the ckt shown in fig. it is TTL AND-OR-Inverter for the given output inputs, output is -




$$\Rightarrow Y = 0$$

For ECL, C=0, D=0


$$\Rightarrow X = AB, \Rightarrow Y = \overline{AB}$$

NAND GATE $\Rightarrow$





$$AB = \overline{\overline{A} + \overline{B}}$$


A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0




$\rightarrow$ Switch NAND gate equivalent switch ckt and transistor ckt



Ex $\rightarrow$






⇒ NAND gate follows Commutative law but did not follow associative law.




⇒ Unused input in NAND gate can be connected similar to unused input in AND gate.

NOR Gate :



Bubbled AND gate

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0



$$\overline{A+B} = \overline{B+A} \quad \text{Commutative}$$

$$\overline{A+B+C} \neq \overline{\overline{A+B} + C}$$

⇒ NOR Gate follows Commutative law but Not follows the Associative law.



A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

⇒ Unused input in NOR gate can be connected similar to OR gate.


30)
$$A[B+C(\overline{A+B} \cdot \overline{A+C})] = AB + AC(\overline{A+B} \cdot \overline{A+C})$$

$$A[B+C(\overline{A+B} \cdot \overline{A+C})]$$

$$AB + AC(\overline{A+B} \cdot \overline{A+C})$$

$$AB + 0 + 0 = \underline{\underline{AB}}$$

31




$$\tau = \frac{t_{on}}{t_{on} + t_{off}}$$

13

① $t_{on} = 1.4 - 0.4$, $t_{off} = 2.2 - 1.4 = 0.8$

29/08/2011

EX-OR $\rightarrow$ Exclusive OR gate $\rightarrow$ XOR



$$A \oplus B = \bar{A}B + A\bar{B}$$



$$(A+B)(\bar{A}+\bar{B})$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

$\Rightarrow$ If $A = B \Rightarrow Y = 0$

$A \neq B \Rightarrow Y = 1$

Enable/disable



$$A \oplus A = 0$$

$$A \oplus \bar{A} = 1$$

$$A \oplus 0 = A$$


$$A \oplus 1 = \bar{A}$$

Ques If $A \oplus B = C$ then $A \oplus C = B$

$B \oplus C = A$

$$A \oplus B \oplus C = C \oplus C = 0$$


2. The ckt shown in fig. have cascaded Ex-OR gates then for given inputs output y is



if $A \oplus A = 0$ then $A \oplus A \oplus A = A$
and $A \oplus A \oplus A \oplus A = 0$

$A \oplus A \oplus A \oplus \dots \oplus A = A$ if n is odd
 $= 0$ if n is even

$$Y = A \oplus B = \bar{A}B + A\bar{B}$$




⇒ Ex-OR gate follows both Commutative and associative laws.

⇒ Ex-OR gate is available with only 2 inputs, in IC format.

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

in Ex-OR gate output is one when no. of one's at the input is odd number.
(It is known as odd no. of one's detector).

parity generator



4 bit parity generator

$$\Rightarrow A \oplus B \oplus C$$

A	B	C	Y	→ out is '1' when no. of 1's is odd
0	0	0	0	
0	0	1	1	
0	1	0	1	
0	1	1	0	
1	0	0	1	
1	0	1	0	
1	1	0	0	
1	1	1	1	

$$Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= \bar{A}\bar{C} + B\bar{C} + A\bar{B} + BC$$

$$= \sum m(1, 2, 4, 7)$$

→ cannot minimized

Ques Let $A = 1011$, $B = 1101$ is two four bit data if following operations are performed in sequence.

$$A \leftarrow A \oplus B$$

$$B \leftarrow A \oplus B$$

$$A \leftarrow A \oplus B$$

then A, B respectively

$$(A) A = 1011, B = 1101 \quad (B) A = 0000, B = 0000$$

$$(C) A = 1101, B = 1011 \quad (D) A = 1111, B = 1111$$


Soln

$$B = A \oplus B \oplus B \leftarrow A$$

$$A \leftarrow A \oplus B \oplus A \leftarrow B$$

data interchange



Ex-NOR Gate $\Rightarrow$



$$\begin{aligned}
 Y &= A \odot B \\
 &= \bar{A}\bar{B} + AB \\
 &= (\bar{A} + B)(A + \bar{B})
 \end{aligned}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

$A = B \Rightarrow 1$ Coincidence logic gate
Equivalence gate




$$\begin{aligned}
 A \odot A &= 1 \\
 A \odot \bar{A} &= 0 \\
 A \odot 0 &= \bar{A} \\
 A \odot 1 &= A
 \end{aligned}$$

$$A \oplus \bar{B} = A \odot B$$

$$A \oplus \bar{B} = A \odot B$$

$$(\bar{x}y + y\bar{x})$$

$$(\bar{x}y + y\bar{x}) =$$




$$\bar{A} \oplus B = A \odot B$$




Similarly

$$\begin{aligned} \overline{A \odot B} &= A \oplus B \\ A \odot \overline{B} &= A \oplus B \end{aligned}$$

15



Q. 4 $Y = ?$



Q. 5

$$A \oplus B \oplus 1 = A \oplus \overline{B} = A \odot B$$

Q. 6

$$A \oplus B \oplus AB = A + B$$

Soln

$$(A \oplus B) \oplus AB = (A\overline{B} + \overline{A}B) \oplus AB = (A\overline{B} \oplus AB) + (\overline{A}B \oplus AB)$$

Ans

$$\Rightarrow A\overline{B}\overline{AB} + \overline{A}B\overline{AB} + \overline{A}B + AB + \overline{A}B + AB = A\overline{B}(\overline{A} + \overline{B}) + (\overline{A} + 0)AB + \overline{A}B(\overline{A} + \overline{B}) + (A + 0)AB$$

$$\Rightarrow A\overline{B} + \overline{A}B + \overline{A}B + AB + \overline{A}B + AB \Rightarrow A(\overline{B} + \overline{B}) + 0(\overline{A} + \overline{A}) = A + B$$

$$\overline{A}B + A\overline{B} + AB$$


$$A \oplus B$$

0	1
1	0





$$Y = A + B$$

$\Rightarrow$ alternative symbols






⇒ Proof: NAND is Universal Gate :-



E

$$\overline{A \cdot \overline{AB}}$$

16



$$\overline{(A \cdot \overline{AB}) \cdot (B \cdot \overline{AB})}$$

$$= A(\overline{AB}) + B(\overline{AB})$$

$$= A(\overline{A+B}) + B(\overline{A+B})$$

$$= A\overline{B} + \overline{A}B$$

⇒ NOR as universal gate


→ 4 NAND gate
X-NOR → 5 NAND gate

NOT




1 NOR gate

AND




3 NOR gate

OR



Ex-OR



EX-OR → 5 NOR
EX-NOR → 4 NOR


⇒

Logic gate	No. of NAND	No. of NOR
NOT	1	1
AND	2	3
OR	3	2
EX-OR	4	5
EX-NOR	5	4



NOTE, NOR → 4 NAND gates
NAND → 4 NOR


Ques To implement $\bar{x}yz$ min. No. of two input NAND gate is required when only x, y, z inputs are available.

Solⁿ (a) 3 (b) 4 (c) 5 (d) 7



Ques To implement $AB + CD$ min. No. of 2-input NAND gate required.






Two-level AND-OR = Two-level NAND-NAND

⇒ SOP expression can be implemented with minimum No. of NAND gates alone.

Que $(A+B)(C+D)$ (POS) → 3 NOR




SOP → NAND
POS → NOR
better to use




Two-level OR-AND = two-level NOR-NOR

Que $(\bar{X} + \bar{Y})(W + Z)$ to implement with min. No. of two input NAND gates Required.

~~Ans # 4~~ **Ans # 4**
4 NAND gates



Number system - code



→ $(101)_x$ → base (OR) radix

x → x different digits → 0 --- $x-1$

→ A No. system with base x will have x different digits and they are from 0 to $x-1$.

Number system

Different Digit

Binary	0, 1
Octal	0, 1, --- 7
Decimal	0, 1, --- 9
16	0, --- 3, A, B, C, D, E, F
4	0, 1, 2, 3
12	0, --- 9, A, B

Conversion

18

Decimal to di

→ To convert decimal no. into any other base x divide integer part and multiply fractional part with x base x .

ex → $(25.625)_{10} \rightarrow ()_2$

2	25	
2	12	1
2	6	0
2	3	0
2	1	1
	0	1

$$0.625 \times 2 = 1.25 \rightarrow 1$$

$$0.25 \times 2 = 0.5 \rightarrow 0$$

$$0.5 \times 2 = 1.0 \rightarrow 1$$

$$\Rightarrow (25.625)_{10} = (11001.101)_2$$

ex → $(17.25)_{10} = ()_2$

2	17	
2	8	1
2	4	0
2	2	0
2	1	0

$$0.25 \times 2 = 0.5 \rightarrow 0$$

$$0.5 \times 2 = 1.0 \rightarrow 1$$

$$\Rightarrow (17.25)_{10} = (10001.01)_2$$

ex → $(25.625)_{10} = ()_8$

8	25	
8	23	1
	0	3

$$0.625 \times 8 = 5.0$$

$$\Rightarrow (25.625)_{10} = (31.5)_8$$

$$(25)_{10} = (31)_8$$

$$(25.625)_{10} = ()_{16}$$

$$\begin{array}{r|l} 16 & 25 \\ \hline 16 & 1 \\ \hline 0 & 9 \\ \hline & 1 \end{array} \uparrow$$

$$0.625 \times 16 = \frac{10.000}{10.000} \text{ (A)}$$

$$\Rightarrow (25.625)_{10} = (19.A)_{16}$$

ex $\rightarrow (254)_{10} \rightarrow ()_{16}$

$$\begin{array}{r|l} 16 & 254 \\ \hline 16 & 15 \\ \hline 0 & 14 \\ \hline & 14 \end{array} \uparrow$$

$$(254)_{10} = (FE)_{16}$$

$$\begin{array}{r|l} 16 & 254 \\ \hline 16 & 15 \\ \hline 0 & 14 \\ \hline & 14 \end{array} \uparrow$$

ex $\rightarrow (25)_{10} = ()_4$

$$\begin{array}{r|l} 4 & 25 \\ \hline 4 & 6 \\ \hline 4 & 1 \\ \hline 0 & 1 \end{array} \uparrow$$

$$(25)_{10} = (121)_4$$

$\Rightarrow$ others to Decimal $\Rightarrow$

$$(x_2 x_1 x_0 . x_{-1} x_{-2})_r = ()_{10}$$

$\downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow$
 $r^2 \quad r^1 \quad r^0 \quad r^{-1} \quad r^{-2}$

To convert any other base r into Decimal multiply each digit with positional weightage then add.

$$()_r = ()_{10}$$

$$= x_2 r^2 + x_1 r^1 + x_0 r^0 + x_{-1} r^{-1} + x_{-2} r^{-2} + \dots$$

$$= \sum_{i=-n}^m x_i r^i$$

$$\text{ex} \rightarrow (11010.11)_2 \rightarrow (\quad)_{10}$$

19

$$\Rightarrow 2^4 + 2^3 + 0 + 2^1 \times 1 + 2^0 \times 0 + 1 \times 2^{-1} + 1 \times 2^{-2}$$

$$\Rightarrow 16 + 8 + 1 = 25$$

$$\frac{1}{2} + \frac{1}{4} = \frac{2+1}{4} = \frac{3}{4} = 0.75$$

$$= (25.75)_{10}$$

$$\text{ex} \rightarrow (37.4)_8 \rightarrow (\quad)_{10}$$

$$\Rightarrow 3 \times 8^1 + 7 \times 8^0 + 4 \times 8^{-1}$$

$$\Rightarrow 24 + 7 + 0.5 \Rightarrow (31.5)_{10}$$

$$\text{ex} \rightarrow (47.4)_{16} = (\quad)$$

$$\Rightarrow 64 + 7 \times 16 + 4 \times \frac{1}{16} \Rightarrow (71.25)_{10}$$

$$\text{ex} \rightarrow \begin{array}{c} \text{(BAD)}_{16} \\ \downarrow \downarrow \downarrow \\ 11 \quad 10 \quad 13 \end{array} \rightarrow (\quad)_{10}$$

$$\Rightarrow 11 \times 16^2 + 10 \times 16 + 13$$

$$\Rightarrow 11 \times 256 + 160 + 13$$

$$\Rightarrow 2816 + 160 + 13 =$$

$$= (2989)$$

$$\text{ex} \rightarrow (\text{CAD})_{16} \rightarrow (\quad)_{10}$$

$$(\text{DAD})_{16} \rightarrow (\quad)_{10}$$

$$(\text{FACE})_{16} \rightarrow (\quad)_{10}$$

$$(\text{CAFE})_{16} \rightarrow (\quad)_{10}$$

$$\text{ex} \rightarrow (23)_4 \rightarrow (11)_{10}$$

$$2 \times 4^1 + 3 \times 4^0$$

$$\Rightarrow 8 + 3 = 11$$

$\Rightarrow$ Octal $\rightarrow$ binary

to convert octal no. into binary each digit is represented with 3-bit binary format.

Octal	$\rightarrow$	binary
0	$\rightarrow$	000
1	$\rightarrow$	001
...		
7	$\rightarrow$	111

$$\text{ex} \rightarrow (274)_8 = ()_2 = (010111100)_2$$

$\text{ex} \rightarrow$ Binary to octal

$$\begin{array}{c} \leftarrow \\ (10110110.11)_2 \rightarrow \\ \rightarrow (266.6)_8 \end{array}$$

Hex to binary

each digit is represented with 4 bit binary format.


$$\text{ex} \rightarrow (CAD)_{16} = ()_2$$

$$\Rightarrow (100010101101)_2$$

$\hookrightarrow$

A $\rightarrow$ 10
B $\rightarrow$ 11
C $\rightarrow$ 12
D $\rightarrow$ 13
E $\rightarrow$ 14
F $\rightarrow$ 15

No. of 1's $\rightarrow$ 7



$$\text{ex} \rightarrow (\text{FACE})_{16} = (\quad)_8$$

$$\hookrightarrow (1111 \ 1010 \ 1100 \ 1110)_2$$

$$= (\cancel{175276})_8 \quad (175316)_8$$

$\Rightarrow$ Arithmetic operation $\Rightarrow$

Binary $\rightarrow$ add, sub, mul

octal $\rightarrow$ add, sub

Hex $\rightarrow$ add, sub

$(\quad)_x \rightarrow$ add, sub

Binary

$$1+0=0$$

$$0+1=1$$

$$1+1=10$$

$$1+1+1=11$$

ex $\rightarrow$ sum of two binary No.'s 10110 and 11011

111

10110

11011

$\hline 10001$

Carry $\uparrow$ Sum

ex $\rightarrow$ Subtract two binary No.'s 11011 and 10110

sum $\uparrow$ 11011

$- 10110$

$\hline 00101$

multiplication

$$\begin{array}{r}
 101 \times 101 \\
 \hline
 101 \\
 000 \\
 101 \\
 \hline
 11011
 \end{array}$$

ex $\rightarrow (1111)_2 \times (1111)_2$

$$\begin{array}{r}
 1111 \times 1111 \\
 \hline
 1111 \\
 1111 \\
 1111 \\
 1111 \\
 \hline
 100001111
 \end{array}$$

$$\begin{aligned}
 4 &\rightarrow 11 \rightarrow 100 \\
 6 &\rightarrow 110
 \end{aligned}$$

22) $(10111111)_2 \times (15)_{10} = (701011001)_2$

$\Rightarrow 10111111 \times 1111$

$$\begin{array}{r}
 10111111 \\
 10111111 \\
 10111111 \\
 10111111 \\
 \hline
 10001111
 \end{array}$$

Ans $x = y = z = 1$

Octal (0 ~ 7)

(a) Addition

$$1 + 1 = 2$$

$$1 + 2 = 3$$

$$1 + 6 =$$

$$1 + 6 = 7$$

$$1 + 7 = 10$$

$$1 + 2 = 3$$

$$(8)_{10} \rightarrow (10)_8$$

$$\begin{array}{r}
 8 \mid 0 \\
 8 \mid 10 \\
 \hline
 0 \mid 1
 \end{array}
 \rightarrow (10)_8$$

$$7 + 7 = (14)_{10} = (16)_8$$

$$\begin{array}{r|l} 8 & 14 \\ \hline 8 & 16 \\ \hline & 1 \end{array}$$

21

ex → sum of two octal numbers 567 and 243

$$\begin{array}{r} 567 \\ + 243 \\ \hline 1032 \end{array}$$

$$7 + 3 = (10)_{10} = (12)_8$$

$$\begin{array}{r|l} 8 & 10 \\ \hline 8 & 12 \\ \hline & 1 \end{array} \quad \begin{array}{l} 7 \\ 10 \end{array} \rightarrow (13)_8$$

ex → Subtract 754 and 243

$$\begin{array}{r} 754 \\ - 243 \\ \hline 511 \end{array}$$

$$\begin{array}{r} (724)_8 \\ - (563)_8 \\ \hline 141 \end{array}$$

Hexadecimal : →

$$1 + 1 = 2$$

$$1 + 2 = 3$$

—

$$1 + 9 = A$$

$$1 + A = B$$

$$1 + B = C$$

$$A + A = 14 \quad \text{Not (E)}$$

$$A + B = 15$$

$$A + A = (20)_{10} = (14)_{16}$$

$$\begin{array}{r|l} 16 & 20 \\ \hline 16 & 14 \\ \hline & 4 \end{array}$$

$$\begin{array}{r} 2689 \\ + 8437 \\ \hline 7AC0 \end{array}$$

$$\begin{array}{r|l} 16 & 10 \\ \hline 16 & 10 \\ \hline & 0 \end{array} \quad (16)_{16} = 10$$


ex →

Subtract two Hexideem No.

$$\begin{array}{r}
 \overset{16}{9} \overset{16}{5} \overset{16}{4} \overset{16}{3} \\
 2 \ 6 \ 7 \ 4 \\
 \hline
 6 \ E \ C \ F \\
 \hline
 \end{array}$$

⑧

Complements :-



Binary $\begin{array}{l} \swarrow \searrow \\ 1's \text{ comp} \\ 2's \end{array}$

Octal $\begin{array}{l} \swarrow \searrow \\ 7's \text{ comp} \\ 8's \end{array}$

decimal $\begin{array}{l} \swarrow \searrow \\ 9's \\ 10's \end{array}$

Hexadecimal $\begin{array}{l} \swarrow \searrow \\ F's \rightarrow (r-1)'s \text{ complement} \\ 16's \rightarrow r's \text{ complement} \end{array}$

$(r-1)'s$ Complement :-

1's Comp $\rightarrow 1101 \Rightarrow$

$$\begin{array}{r}
 1111 \\
 - 1101 \\
 \hline
 0010
 \end{array}$$

→ To determine $(r-1)'s$ complement Ist write max. No. Number possible is given in the base then Subtract the Number.

Q 1's Comp & 7's complement of 247 is

$$\begin{array}{r}
 777 \\
 - 247 \\
 \hline
 530
 \end{array}$$

9's complement of 865 is

$$\begin{array}{r}
 999 \\
 - 865 \\
 \hline
 134
 \end{array}$$

⇒ 1's Complement of 2689 is

$$\begin{array}{r} \text{FFFF} \\ - 2689 \\ \hline \text{D976} \end{array}$$

22

⇒ 8's Complement:

To determine 8's Complement 1st write $(8-1)$'s Complement then add 1 to LSD.

⇒

(Right) BIT → binary digit
most place
→ Least significant digit.

ex → Determine 2's complement of binary no. 101011

⇒ 1's comp.

$$\begin{array}{r} 010100 \\ \hline 010101 \end{array}$$

ex → determine 2's comp. of 10101.11

solⁿ ⇒

$$\begin{array}{r} 1's \text{ comp.} = 0010.00 \\ 2's \text{ comp.} = 0010.00 \\ \hline 0010.01 \end{array}$$

direct method

$$\begin{array}{r} 0010.01 \\ \hline 0010.01 \end{array}$$

8's

ex → determine 8's Complement 2670

solⁿ 7's com

$$\begin{array}{r} 7777 \\ - 2670 \\ \hline 5107 \end{array}$$

8's comp =

$$\begin{array}{r} 5107 \\ + 1 \\ \hline 5110 \end{array}$$

10's

ex → 10's com. of 5690

9's →

$$\begin{array}{r} 9999 \\ - 5690 \\ \hline 4309 \end{array}$$

10's →

$$\begin{array}{r} 4309 \\ + 1 \\ \hline 4310 \end{array}$$

16's Complement of 5689

$$\begin{array}{r} 16's \text{ Comp} \Rightarrow \\ \hline 1600 \\ - 5689 \\ \hline 8311 \\ + 1 \\ \hline 8312 \end{array}$$

$$\begin{array}{r} FFFF \\ - 5689 \\ \hline A976 \end{array}$$

Digital Circuits

Combinational

⇒ present output depends only on present input

⇒ No feed back

⇒ No memory

ex → HA, FA, Mux, Decoder

Sequential

⇒ present o/p depends on present i/p

Previous/past o/p

⇒ feed back

⇒ Memory


ex → FF/Reg./counter

Combinational Ckt Design

- 1) Identify inputs and outputs of logic circuit.
- 2) Construct truth table
- 3) Write logical operation in SOP (or) POS form
- 4) minimize logical expressions.
- 5) Implement logic ckt.

Arithmetic ckt

Half Adder




Truth table

A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

(3) $\Rightarrow \text{Sum} = \bar{A}B + A\bar{B} = A \oplus B$

23


Carry = AB



HA

- (1) logical exp. for sum $\rightarrow A \oplus B$
- (2) logical exp. for carry $\rightarrow AB$
- (3) minimum No. of NAND gate $\rightarrow 5$
- (4) " " " NOR gate $\rightarrow 5$
- (5) No of mux
- (6) No of Decoder

$\Rightarrow$ Half Adder using NAND




$\Rightarrow$ Half Adder using NOR gate


EXOR $\rightarrow \bar{A}B + A\bar{B} = \overline{A \odot B}$

$= \overline{AB + \bar{A}\bar{B}}$

$=$



Half Subtractor






Truth table

A	B	A-B Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{Diff} = \bar{A}B + A\bar{B} = A \oplus B$$


$$\text{Borrow} = \bar{A}B$$




Control 0 → HA
Control 1 → HS

- HS
- (1) Logical exp. for sum = $A \oplus B$
- (2) " " " " carry = $\overline{A}B$
- (3) min. No. of NAND = 5
- (4) " " " " NOR = 5
- (5) No. of mux —
- (6) No. of Decoder —

HS Using NAND : $\Rightarrow$




HS Using NOR : $\Rightarrow$



Full Adder ckt

A	B	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



Logical expression

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Sum} = \sum m(1, 2, 4, 7)$$


$$\text{Carry} = \bar{A}B C + A\bar{B}C + AB\bar{C} + ABC$$

$$\text{Carry} = \sum m(3, 5, 6, 7)$$


$$\text{Carry} = AB + BC + AC$$


$$= AB(C + \bar{C}) + (\bar{A}B + A\bar{B})C$$

$$= AB + (A \oplus B)C$$



→ In full Adder if all logic gates have same propagation delay then to provide sum output or carry output minimum 2 tps delay is required.





→ full adder can be implemented by using 2 half adder and one OR gate. (But delay is 3 tpd)

FA

(1) $Sum = \sum m(1, 2, 4, 7)$
 $A \oplus B \oplus C$


(2) $Carry = \sum m(3, 5, 6, 7)$
 $AB + BC + AC$

(3) No. of HA and OR = 2 HA & 1 OR gate

(4) No. of NAND gate = 9

(5) No. of NOR gate = 9

⇒ Implementation of FA using NAND gate




$x = AB$

$y = (A \oplus B)C$

$z = \overline{AB \cdot (A \oplus B)C}$
 $= AB + (A \oplus B)C$

FA using NOR gate: $\Rightarrow$


$$A \oplus B \oplus C =$$



$$= A \oplus B \oplus C$$

$$A \oplus B = \overline{A \odot B}$$

$$A \oplus B \oplus C = (A \odot B) \odot C$$



$\Rightarrow$ Full Subtractor: $\Rightarrow$


(1) Diff. $= A \oplus B \oplus C \quad \Sigma m(1, 2, 4, 7)$

(2) Borrow $\rightarrow \bar{A}B + B\bar{C} + \bar{A}\bar{C}$

(3) No. of HS & OR $\rightarrow \bar{A}B + (\bar{A} \odot B)C \quad \Sigma(1, 2, 3, 7)$

(4) No. of NAND gate $\rightarrow 9$

(5) No. of NOR $\rightarrow 9$



26

			(A-B)-C	
A	B	C	Diff.	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$\text{Borrow} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}C$$


$$= \bar{A}B + \bar{A}C + BC \quad \text{--- ①}$$


$$= \bar{A}B\bar{C} + \bar{A}B\bar{C} + \bar{A}B\bar{C} + A\bar{B}C$$

$$= \bar{A}B + (\bar{A}\bar{B} + AB)C$$

$$= \bar{A}B + (A \oplus B)C \quad \text{--- ②}$$

$$= \sum m(1, 2, 3, 7)$$





30/08/2011

To add group of bits following adders circuits are used
 (i) serial adder (ii) parallel adder
 (iii) Look ahead carry adder.

Serial adder

In serial adder to add n -bit numbers only one full adder is used.


To provide n bit addition it requires minimum n clock pulses.



This is the slowest adder among all.

Parallel adder

→ In parallel adder to provide each bit addition separate adder circuit is used.

→ In this to provide n bit addition it requires $(n-1)$ FA and 1 HA (OR) n FA (OR) $(2n-1)$ HA and $(n-1)$ OR gates.






In parallel adder each FA will provide two logic gate delays ($2t_{pd}$).

To provide n -bit addition it requires $2nt_{pd}$ delay.

In parallel adder carry propagation delay is present from input to output. Hence it is also known as ripple carry adder.

The Disadvantage of parallel adder is that as the no. of stages increases the speed of operation is decreased.

Look Ahead Carry Adder $\Rightarrow$



$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = P_i C_i + G_i$$

$$P_0 = A_0 \oplus B_0$$

$$G_0 = A_0 B_0$$

$$S_0 = P_0 \oplus C_0$$

$$P_1 = A_1 \oplus B_1$$

$$G_1 = A_1 B_1$$

$$S_1 = P_1 \oplus C_1$$

$$P_2 = A_2 \oplus B_2$$

$$G_2 = A_2 B_2$$

$$S_2 = P_2 \oplus C_2$$

$$P_3 = A_3 \oplus B_3$$

$$G_3 = A_3 B_3$$

$$S_3 = P_3 \oplus C_3$$

$C_0 \rightarrow$ input carry

$$\rightarrow C_1 = P_0 C_0 + G_0$$

$$\rightarrow C_2 = P_1 C_1 + G_1$$

$$C_2 = P_1 (P_0 C_0 + G_0) + G_1$$

$$\rightarrow C_2 = P_1 P_0 C_0 + P_1 G_0 + G_1$$

$$C_3 = P_2 C_2 + G_2$$

$$\rightarrow C_3 = P_2 P_1 P_0 C_0 + P_2 P_1 G_0 + P_2 G_1 + G_2$$

$$C_4 = P_3 C_3 + G_3$$

$$\rightarrow C_4 = P_3 P_2 P_1 P_0 C_0 + P_3 P_2 P_1 G_0 + P_3 P_2 G_1 + P_3 G_2 + G_3$$

Look ahead
Carry n/w




Fig. $\rightarrow$ Look Ahead Carry adder.

$\rightarrow$ Look Ahead Carry Adder is fastest adder in this. Carry is generated in parallel by Look ahead Carry Network.

$\rightarrow$ In this to provide carry output 3 tpd delay m. to provide sum output delay 4 tpd delay is required.

sym $\rightarrow$ $C_4 S_3 S_2 S_1 S_0$

→ Look ahead carry N/w Contains two level AND-OR gates.


→ No. of AND gates used in Look Ahead carry is $= \frac{n(n+1)}{2}$

→ No. of OR gates used $= n$

→ Total No. of AND gates $= \frac{n(n+1)}{2} + n$

Comparator

1-bit Comparator: →



A	B	x	y	z
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

$$x = \overline{A}\overline{B} + AB = A \odot B$$


1 1 ⇒ (A=B)

$$y = A\overline{B}$$

⇒ (A>B)

$$z = \overline{A}B$$

⇒ (A<B)



two i/p → three o/p