

Subtractors -

The subtraction of 2 binary nos. may be accomplished by taking the complement of subtrahend & adding it to the minuend.


$$\begin{array}{r} A \text{ (Minuend)} \\ - B \text{ (subtrahend)} \end{array} \Rightarrow + \begin{array}{r} A \\ \text{2's complement} \\ \text{of } B \end{array} \Rightarrow \begin{array}{l} \text{sub'n becomes} \\ \text{an addition} \\ \text{operation.} \end{array}$$

$\therefore$, Instead of having separate circuit for sub'n, adder itself can be used to perform sub'n. This results in red'n of h/w.

* If minuend bit is smaller than subtrahend ($A < B$), a 1 is borrowed from the next significant position. This must be conveyed to the next higher pair of bits by means of a signal coming out of a given stage (bout) & going as i/p to the next higher stage.

The Half-Subtractor -

A half-subtractor is a combinational circuit that subtracts one bit from the other & produces the difference. It also has an o/p to specify if a 1 has been borrowed.




Inputs		Outputs	
A	B	d	b
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Truth table

$$d = \bar{A}B + A\bar{B}$$
$$= A \oplus B$$

$b = \bar{A}B$ } by ANDing the complement of minuend with the subtrahend.




Logic diagram of a half-subtractor

Realisation of a half-subtractor using universal gates -


NAND Logic -

$$\begin{aligned} d &= A \oplus B = \overline{A}B + A\overline{B} \\ \overline{d} &= \overline{\overline{A}B + A\overline{B}} \\ d = \overline{\overline{d}} &= \overline{\overline{\overline{A}B} \cdot \overline{A\overline{B}}} \\ b &= \overline{A}B \\ \overline{b} &= \overline{\overline{A}B} \\ b = \overline{\overline{b}} &= \overline{\overline{\overline{A}B}} \end{aligned}$$



This is not minimal.

$$\begin{aligned} b &= \overline{A}B = B(\overline{A} + \overline{B}) = B(\overline{A\overline{B}}) = \overline{\overline{B \cdot A\overline{B}}} \\ d &= A \oplus B = \overline{A}B + A\overline{B} = \overline{\overline{B \cdot A\overline{B}} \cdot \overline{A \cdot \overline{A}B}} \end{aligned}$$




HS using only 2-input NAND gates

NOR Logic -

$$\begin{aligned} d &= A \oplus B = \overline{A}B + A\overline{B} = \overline{A}B + \overline{B}B + \overline{A}B + A\overline{B} \\ &= \overline{B}(A+B) + \overline{A}(A+B) \\ &= \overline{B + \overline{A+B}} + \overline{A + \overline{A+B}} \end{aligned}$$

$$b = \overline{A}B = \overline{A(A+B)} = \overline{\overline{A(A+B)}} = \overline{A + \overline{A+B}}$$




HS using only 2-input NOR gates

The full-subtractor -

A full-subtractor subtracts one bit (B) from another bit (A), when already there is a borrow b_i from this column for the subtraction in the preceding column & outputs the difference bit (d) & the borrow bit (b) required from the next column.

A FS is a combinational circuit with three inputs (A, B, b_i) and 2 o/p's d and b.



Block diagram

$$\begin{aligned} d &= \overline{A}\overline{B}b_i + \overline{A}B\overline{b_i} + A\overline{B}\overline{b_i} + ABb_i \\ &= b_i(AB + \overline{A}\overline{B}) + \overline{b_i}(\overline{A}B + A\overline{B}) \\ &= b_i(\overline{A \oplus B}) + \overline{b_i}(A \oplus B) \end{aligned}$$

$$\boxed{d = A \oplus B \oplus b_i}$$

$$\begin{aligned} b &= \overline{A}\overline{B}b_i + \overline{A}B\overline{b_i} + \overline{A}Bb_i + AB\overline{b_i} \\ &= \overline{A}B(b_i + \overline{b_i}) + b_i(\overline{A}B + AB) \end{aligned}$$

$$\boxed{b = \overline{A}B + (\overline{A \oplus B})b_i}$$

$$\begin{aligned} \text{Also, } b &= \overline{A}\overline{B}b_i + \overline{A}B\overline{b_i} + \overline{A}Bb_i + AB\overline{b_i} \\ &= \overline{A}\overline{B}b_i + \overline{A}B\overline{b_i} + AB\overline{b_i} + \overline{A}Bb_i + \overline{A}Bb_i + AB\overline{b_i} \end{aligned}$$

$$= \overline{A}b_i(\overline{B} + B) + \overline{A}B(\overline{b_i} + b_i) + Bb_i(\overline{A} + A)$$


$$\boxed{b = \overline{A}b_i + \overline{A}B + Bb_i}$$

Inputs			Difference	Borrow
A	B	b_i	d	b
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Truth Table

A	$\overline{B}b_i$	$\overline{B}\overline{b_i}$	Bb_i	$B\overline{b_i}$
	00	01	11	10
$\overline{A}$ 0		1	1	1
A 1			1	

$$b = \overline{A}b_i + \overline{A}B + Bb_i$$



Logic diagram of a FS