


Sequential Circuits → ①

- * The logic circuits whose o/p at any instant of time depend not only on the present i/p but also on the past o/p are called sequential circuits.
- * In sequential circuits, the o/p signals are fed back to the i/p side.
- * It consists of a combinational circuit to which memory elements are connected to form a feedback path.



(Block diagram of sequential circuit)


* Sequential circuits are of two types-

- ① Synchronous or clocked.
- ② Asynchronous or unclocked.

① Latches $\Rightarrow$


The Simplest kind of Sequential Circuit has only two states. It is a memory cell, which is Capable of storing one bit information i.e. logic 0 or logic 1. This Sequential Circuit is called Latch.

*



* G_1 and G_2 Can be replaced with two i/p NAND and NOR gates.


(a) Set-Reset (S-R) Latch $\Rightarrow$ (Using NOR)



I/P		O/P		Action
S	R	Q_{n+1}	$\bar{Q}_{n+1}$	
0	0	Q_n	$\bar{Q}_n$	Nochange
0	1	0	1	Reset
1	0	1	0	set
1	1	?	?	Forbidden

NAND-based $\bar{S}$ - $\bar{R}$ Latch $\Rightarrow$

(2)



I/P		O/P		Action
$\bar{S}$	$\bar{R}$	Q_{nt}	$\bar{Q}_{nt}$	
0	0	?	?	Forbidden
0	1	1	0	Set
1	0	0	1	Reset
1	1	Q_n	$\bar{Q}_n$	No Change.

Flip-flops $\Rightarrow$


These are Synchronous Circuits, Change their states only when clock pulses are present.

- * The latch with the additional control I/P is called Flip-Flop.
- * Flip-flops are of different types depending on how their I/Ps and clock pulses cause transition b/w two states.


① S-R Flip-Flop $\rightarrow$

* The S-R ff consists of two additional AND gates at the S-R I/Ps of S-R Latch.

* NOR Based S-R ff $\rightarrow$



* NAND Based S-R ff $\rightarrow$



Excitation Table for SR Flip Flop

(3)

PS Q_n	NS Q_{n+1}	Mandatory SR	
		S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

$\rightarrow X \rightarrow 1/0$
 $\downarrow$ don't care

State eqⁿ. for S-R FF

State table

		PS Q_n	NS Q_{n+1}
S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X


K-MAP for above table (To find Q_{n+1})

Q	SR			
	00	01	11	10
0			$\overline{1X}$	$\overline{1}$
1	$\overline{1}$		$\overline{1X}$	$\overline{1}$
		$\downarrow Q_n \overline{R}$	$\downarrow S$	

Now using K-map

$$Q_{n+1} = S + Q_n \bar{R}$$

State diagram of S-R ff.



Characteristics Table of S-R FF $\Rightarrow$

(4)

OR state table

Present state Q_n	CLK 	Data I/P S R	Next state Q_{n+1}	Action
0	0	0 0	0	No change
0	0	0 1	0	No change
0	0	1 0	1	No change
0	0	1 1	0	No change
1	0	0 0	1	No change
1	0	0 1	1	No change
1	0	1 0	1	No change
1	0	1 1	0	No change
0	1	0 0	0	RESET
0	1	0 1	0	RESET
0	1	1 0	1	SET
0	1	1 1	1	SET
1	1	0 0	0	No change
1	1	0 1	0	No change
1	1	1 0	1	No change
1	1	1 1	?	forbidden
			?	forbidden


i.e. Truth table

S	R	Action
0	0	No change
0	1	RESET
1	0	SET
1	1	forbidden


$\leftarrow$ if CLK=1

D-Flip-Flop (Delay FF) $\Rightarrow$

- * The delay (D) Flip-Flop has only one input called delay input and two outputs Q and $\bar{Q}$.
- * It can be constructed from an S-R Flip-Flop by inserting an inverter b/w S and R and assigning the symbol D to the S-input.



(D FF using NAND gate)




(Logical symbol)

- * When the CLK i/p is low (0), the D i/p has no effect.
- * When CLK i/p is high (1), the Q o/p will take on the value of D i/p.
- * ~~when~~ if CLK = high (1) then if D = 0 then $Q = 0$
if D = 1 then $Q = 1$ Q_{n+1}

* Truth table of D FF $\Rightarrow$

CLK	I/P D	O/P Q _{n+1}
0	x	No change
1	0	0
1	1	1

State diagram $\Rightarrow$



Excitation Table

Q _n	Q _{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

State table $\Rightarrow$

Present state Q _n	Delay I/P D	Next state Q _{n+1}
0	0	0
0	1	1
1	0	0
1	1	1

Using the state table The K-MAP for next state Q_{n+1} of D FF is - -

K-Map for Q_{n+1}:

	D	0	1
Q _n 0	0	0	1
Q _n 1	0	0	1

i.e.


$$Q_{n+1} = D$$

Characteristics eqⁿ.
OR
State equation.

J-K Flip-Flop $\Rightarrow$

- * The Name JK Flip-Flop is termed the inventor Jack - Kibly from Texas Instruments.
- * The important feature of J-K FF as compare to S-R Flip-Flop is toggling nature.
- * It is use in Shift Register, PWM generation etc.

Circuit diagram $\Rightarrow$



Truth table $\Rightarrow$

	I/P		Q _n	O/P Q _{n+1}
	J	K		
for CLK=1	0	0	X	No change (Q _n)
	0	1	X	0
	1	0	X	1
	1	1	X	Toggle

for CLK=0 in each condition there is No change condition ϕ obtain.

State table of J-K ff.

Excitation Table.

PS Q_n	NS Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0


Characteristic table

J	K	Q_n	Q_{n+1}	Action
0	0	0	0	} → No change
0	0	1	1	
0	1	0	0	} → Reset
0	1	1	0	
1	0	0	1	} → Set
1	0	1	1	
1	1	0	1	} → Toggle
1	1	1	0	

state diagram

K-MAP

$Q_n \backslash JK$	00	01	11	10
0			1	1
1	1			1




$$Q_{n+1} = \overline{Q_n} J + Q_n \overline{K}$$

← State eqn.

T-Flip-Flop $\Rightarrow$ (Toggle Flip-Flop) $\Rightarrow$

- * The T or toggle flip-flop changes its output on each clock edge giving an output which is half the freq. of the signal to the T i/p.
- * It is useful for constructing binary counters, freq. dividers and general binary addition devices.
- * It can be made from a J-K flip-flop by tying both of its JPs high.

Circuit diagram $\Rightarrow$



Truth table $\Rightarrow$

	I/P		O/P
	T	Q_n	Q_{n+1}
for CLK=1	0	x	$Q_n \rightarrow$ No change.
	1	x	$Q_n \rightarrow$ Toggle.

$$Q_{n+1} = Q_n \oplus T$$

For CLK=0, for each possible combination the o/p will be No change. i.e. $Q_{n+1} = Q_n$

Characteristics table of T-Flip-Flop

T	Q_n	Q_{n+1}	Action
0	0	0	} $\rightarrow$ No change
0	1	1	
1	0	1	} $\rightarrow$ Toggle
1	1	0	


K-MAP

	T	0	1
Q_n	0		1
1	1		

i.e. $Q_{n+1} = Q_n \oplus T$



i.e. $Q_{n+1} = T\bar{Q}_n + \bar{T}Q_n$

State diagram



J-K Master Slave Flip-Flop $\rightarrow$

A Master-slave Flip-Flop can be constructed using Two J-K Flip-Flops.



* In the above diagram The first Flip-Flop called the MASTER is driven by the Positive edge of the clock (CLK) Pulse, the second Flip-Flop called the SLAVE which is driven by Negative edge of the Clock Pulse.


- * When the Clock Pulse has +ve edge, the master acts according to its J-K inputs, but the slave does not respond since it requires a negative edge at the clock input.
 - * When the Clock input has a negative edge, the Slave Flip-Flop copies the master outputs. But the master does not respond.
 - * Master-Slave flip-flop does not have race-around Problem.
- ① If $J=1$ and $K=0$, the master flip-flop sets on the +ve clock edge. The high $Q_n(1)$ O/P of the master drives the input (J) of the slave. So when the -ve clock edge hits, the slave also sets. Thus the slave FF copies the action of the master FF.
 - ② If $J=0$ and $K=1$, the master resets on the +ve edge of the CLK. The high $\bar{Q}_n$ O/P of the master drives the i/p (K) of the slave flip-flop. Therefore when -ve clock edge hits the slave FF also RESETs.
 - ③ If $J=K=1$ then master FF toggles on the +ve CLK and the slave toggle on -ve CLK.
 - ④ If $J=K=0$ then No Change Condition obtained.

Triggering of FF $\Rightarrow$



- * Flip-Flops are Synchronous bistable devices.
- * Term Synchronous means that the change in o/p occur at a specified point on a triggering i/p called clock

* It can be classified into two different types

① Level triggering $\rightarrow$




② Edge triggering



Positive Pulse
(~~edge~~ ~~edge~~)

- * +ve transition ($0 \rightarrow 1$) is +ve edge.
- * -ve transition ($1 \rightarrow 0$) is -ve edge.




Synchronous Sequential Circuits $\Rightarrow$

* The design Procedure of Synchronous sequential Circuits are

- ① Determine state diagram.
- ② From state diagram to state table.
- ③ state reduction (if applicable)
- ④ Binary assignment (if applicable) (if state diagram in alphabets)
- ⑤ By finding No. of Flip-Flop and assign letter to it.
- ⑥ Chose type of Flip-Flop (SR, JK, D, T)
- ⑦ Compare Excitation table and state table.
- ⑧ By K map find O/P of FF, i/p function
- ⑨ Draw the logic diagram.

Example $\Rightarrow$ A seq. circuit has one i/p and one o/p, state diagram shown below.
Design using JK ff.



② State table from State diagram

A	P S B	Next State J/P				D/P	
		X=0		X=1		X=0	X=1
0	0	0	0	1	0	0	1
0	1	1	1	0	0	0	0
1	0	1	0	0	1	1	0
1	1	0	0	1	0	1	0

Step - 3 & 4 Not applicable $\therefore$ we don't have any state reduction.

Step ⑤ Find No. of ff

$$2^n \geq N$$

$n \rightarrow$ No. of ff req.

$N \rightarrow$ No. of states

in this case

$$2^n = 4$$

$$\boxed{\text{So } n = 2}$$

2 ff req.

Step-⑥ ff is JK

⑦ Excitation table of J K ff

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step-7: Comparison of Excitation table and state table. (10)

PS		IP	NS		FF				DIP
A	B		A	B	J _A	K _A	J _B	K _B	
0	0	0	0	0	0	X	0	X	0
0	0	1	1	0	1	X	0	X	1
0	1	0	1	1	1	X	X	0	0
0	1	1	0	0	0	X	X	1	0
1	0	0	1	0	X	0	0	X	1
1	0	1	0	1	X	1	1	X	0
1	1	0	0	0	X	1	X	1	1
1	1	1	1	0	X	0	X	1	0

Step-8: K-MAP for J_A

A \ BX	00	01	11	10
0		1		1
1	X	X	X	X

$$\begin{aligned} \text{Then } J_A &= B\bar{X} + \bar{B}X \\ &= B \oplus X \end{aligned}$$

for K_A

A \ BX	00	01	11	10
0	X	X	X	X
1		1		1

$$\begin{aligned} K_A &= B\bar{X} + \bar{B}X \\ &= B \oplus X \end{aligned}$$

for J_B

A \ BX	00	01	11	10
0			X	X
1		1	X	X

$$J_B = AX$$

for K_B

A \ BX	00	01	11	10
0	X	X	1	0
1	X	X	1	1


$$K_B = A + X$$

K-MAP for O/P:

	BX	00	01	11	10
A	0		1		
1		1			1

$$Y = \bar{A}\bar{B}X + A\bar{X}$$

Now logic diagram is



Asynchronous Sequential Circuits $\Rightarrow$

Design Procedure $\Rightarrow$

- ① obtain a primitive flow table
- ② Reduce the flow table
- ③ Assign binary state variable and obtain transition table.
- ④ Assign o/p values to dashes and obtain o/p maps.
- ⑤ Simplify the excitation and o/p function.
- ⑥ Draw the logic diagram.

Example: Design a gated latch circuit with two inputs.

$G \rightarrow$ gate


$D \rightarrow$ Data

one o/p Q .

Solⁿ $\Rightarrow$ The gated latch is a memory element that accepts the value of D when $G=1$ and retains this value after G goes to 0.

once $G=0$, a change in D does not change the value of o/p Q .

if G value fixed to 1





$D \ G \ / \ o/p$

(A) 0 1 / 0

$D \ G \ / \ o/p$

(B) 1 1 / 1

if G value fixed to 0



ie in table form

State	I/P		O/P	Comment
	D	G	Q	
A	0	1	0	$\rightarrow D=Q$ because $G=1$
B	1	1	1	$\rightarrow D=Q$ " " "
C	0	0	0	$\rightarrow$ After state A or D
D	1	0	0	$\rightarrow$ After state C
E	1	0	1	$\rightarrow$ " " D or F
F	0	0	1	$\rightarrow$ " " E

Flow table

	D G			
	00	01	11	10
A	C, -	A, 0	B, -	-, -
B	-, -	A, -	B, -	E, -
C	C, 0	A, -	-, -	D, -
D	C, -	A , -	B, -	D, 0
E	F, -	-, -	B, -	E, 1
F	F, 1	A, -	-, -	E, -

$\rightarrow$ dash $\rightarrow$ don't care condition

① Implication
~~Reduction~~ table is

using flow-table we will design it.


leave A in vertical
and F in Horizontal
case.

B	✓				
C	✓	D, E X			
D	✓	D, E X	✓		
E	C, F X	✓	DE C, F X	X	
F	C, F X	✓	X	D, E, X CF	✓
	A	B	C	D	E

Compatible Pairs

(A, B), (A, C), (A, D), (B, E), (B, F)
(C, D), (E, F)

using above Pairs



Now Closed Paths are

① A C D

② B E F

Now Using Closed Paths

DG

	00	01	11	10
A	C, -	A, 0	B, -	- , -
C	C, 0	A, -	- , -	D, -
D	C, -	- , -	B, -	D, 0

DG

	00	01	11	10
B	- , -	A, -	B, 1	E, -
E	F, -	- , -	B, -	E, 1
F	F, 1	A, -	- , -	E, -

Same as previous table.

State that are merging

	00	01	11	10
A C D	C, 0	A, 0	B, -	D, 0
B E F	F, 1	A, -	B, 1	E, 1

	00	01	11	10
A	A, 0	A, 0	B, -	A, 0
B	B, 1	A, -	B, 1	B, 1

$$A, C, D = A$$

$$B, E, F = B$$

this is reduced flow table.

Transition table $\Rightarrow$

DG


y	00	01	11	10
0	0	0	1	0
1	1	0	1	1

y

	00	01	11	10
0	0	0	0	0
1	1	1	1	1

$$y = DQ + G\bar{y}$$

$$Q = y$$



Ans