

Parity Bit Generators / Checkers


1. X-OR functions are very useful in systems requiring error detection or correction codes.
2. We have already discussed Parity check method - Binary data is susceptible to errors. To detect such errors, parity bit is added to the data bits to word containing both data & parity bit is transmitted. A parity bit, 0 or 1 is attached such that total no. of 1s is even for even parity & odd for odd parity.

At the receiving end, if word has received an even no. of 1s in odd parity system or an odd no. of 1s in even parity system, an error has occurred.

3. The circuit that generates the parity bit in the transmitter is called a parity generator.
4. The circuit that checks the parity in the receiver is called a parity checker.
5. The basic principle used in order to generate/check parity is "the modulo sum (XOR) of an even no. of 1s is always a 0 & modulo sum of an odd no. of 1s is always a 1."

Even parity generator -


To generate an even parity bit, four data bits are added using 3 X-OR gates. The sum bit will be parity bit.



Even parity generator


Odd parity generator -

To generate an odd parity bit, the four data bits are added using 3 X-OR gates & the sum bit is inverted.




Odd parity generator

Even bit parity checker -



Even parity checker

Odd parity checker -



Odd parity checker

Design of an

Let the 4-bit
for even pa
added such
1's in 4-bit
together is

4-bit

A

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0


0

0

0

Design of an even parity bit generator for a 4-bit i/p -

Let the 4-bit i/p be ABCD.
For even parity, parity bit 1 is added such that total no. of 1's in 4-bit i/p & parity bit together is even.




4-bit data i/p				Output parity bit, P_e
A	B	C	D	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

AB \ CD	CD			
	00	01	11	10
00	0	1	1	1
01	1	0	1	0
11	1	1	0	1
10	1	0	1	0

K-map for

$$\begin{aligned}
 P_e &= \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D + \overline{A}\overline{B}C\overline{D} + \overline{A}\overline{B}CD + A\overline{B}\overline{C}\overline{D} \\
 &\quad + A\overline{B}\overline{C}D + A\overline{B}C\overline{D} + A\overline{B}CD \\
 &= \overline{A}\overline{B}(\overline{C}\overline{D}) + \overline{A}\overline{B}(\overline{C}D) + A\overline{B}(\overline{C}\overline{D}) + A\overline{B}(\overline{C}D) \\
 &= (\overline{C}\overline{D})(\overline{A}\overline{B}) + (\overline{C}D)(\overline{A}\overline{B}) + (C\overline{D})(A\overline{B}) + (CD)(A\overline{B}) \\
 &= (\overline{C}\overline{D} + \overline{C}D)(\overline{A}\overline{B}) + (C\overline{D} + CD)(A\overline{B}) \\
 &= (\overline{C} + C)(\overline{D} + D)(\overline{A}\overline{B}) + (C + \overline{C})(\overline{D} + D)(A\overline{B}) \\
 &= 1 \cdot 1 \cdot (\overline{A}\overline{B}) + 1 \cdot 1 \cdot (A\overline{B}) \\
 &= \overline{A}\overline{B} + A\overline{B} \\
 &= \overline{B}(\overline{A} + A) \\
 &= \overline{B}
 \end{aligned}$$


$$P_e = \overline{B}$$



Logic diagram

Design of an odd parity bit generator for a 4-bit i/p -


An odd parity bit generator outputs a 1, when no. of 1s in data bits is even, so that total no. of 1s in data bits & parity bit together is odd.



4-bit data i/p				Output
A	B	C	D	parity bit, P_0
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

AB \ CD	00	01	11	10
00	1 ⁰		1 ³	
01		1 ⁵		1 ⁶
11	1 ¹		1 ¹³	1 ¹⁴
10		1 ⁹		1 ¹⁰

$$\begin{aligned}
 P_0 &= \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}C\overline{D} + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \\
 &\quad \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} + \overline{A}B\overline{C}D + \overline{A}B\overline{C}\overline{D} \\
 &= \overline{A}\overline{B}(\overline{C}\overline{D}) + \overline{A}B(\overline{C}\overline{D}) + \overline{A}B(C\overline{D}) \\
 &\quad + \overline{A}\overline{B}(C\overline{D}) \\
 &= (\overline{C}\overline{D})(\overline{A}\oplus B) + (C\overline{D})(\overline{A}\oplus B) \\
 &= \overline{A\oplus B\oplus C\oplus D}
 \end{aligned}$$



Logic diagram