



Circuiti bruciati (circuiti)

The server of the Italian Olympiad in Informatics broke right on the day of the national final contest! Will our system administrators be able to fix it before the beginning of the contest?

After a thorough analysis, it turned out that there are some fried circuits to replace. Luckily, in the laboratory of the Marconi High School there are soldering irons and enough components to rebuild the missing circuits from scratch. Dario, our geeky tutor, has offered to build the new circuits. However, he doesn't have a design (wiring diagram) of the circuits. Help Dario design the wiring diagram of the missing circuits.

A circuit reads an array of N integers through its *circuit input registers* $\text{in}[i]$ ($0 \leq i < N$), and can write the result on the *circuit output registers* $\text{out}[i]$. There are three types of circuits to replace, which have to realize the following operations.

Sum	Write on $\text{out}[0]$ the sum of the N input integers.
Prefix sum	Write on the output registers the prefix sums array, defined by $\text{out}[i] = \text{in}[0] + \dots + \text{in}[i]$ for $0 \leq i < N$.
Maximum subarray	Write on $\text{out}[0]$ the largest number which can be obtained as sum of consecutive elements in the input array (i.e., which can be written as $\text{in}[i] + \dots + \text{in}[j]$ for $0 \leq i \leq j < N$). The empty array is a valid subarray, so the result of this operation is always at least 0.

Besides input and output registers, a circuit can contain *intermediate registers*. Moreover, there exist *special registers* which provide *constants* that can be used as input to other components.

A circuit is formed of several *components*, as in the example shown in Figure 1. Each component is connected to two input registers and one output register, and implements one among the following mathematical operations: sum (+), difference (-) e maximum (**max**). As soon as the values of both the input registers are written, the component performs the computation and, after a clock cycle, writes the result on its output register. The output register can in turn be connected to one or more components, which will perform their computation as soon as they have both their inputs available, and so on.

The circuit input registers can only be used as inputs for components, while intermediate and output registers must be outputs of **exactly one** component. The circuit computation ends when all registers have been written to.

For each circuit that has to be designed, you know its type (sum, prefix sum, or maximum subarray), the number N of its input registers, and the desired computation time C (expressed in clock cycles).

Help Dario design all the missing circuits, ensuring their correctness **for any input data**, while keeping their computation time is as close as possible to the one desired for that circuit. Try also not to use too many components: every circuit comes with 1100 components for free, but any further component has to be paid for!




Figure 1: Sample realization of the formula:

$$\text{out}[0] = \max(\text{in}[0] + \text{in}[1] + 5 + \text{in}[3], (5 + \text{in}[3]) - (\text{in}[3] + \text{in}[4])) + \text{in}[5]$$

The circuits you need to design are the following.

Input	Type	N	C
input000.txt	Sum	7	3
input001.txt	Sum	256	8
input002.txt	Sum	1093	11
input003.txt	Prefix sum	7	5
input004.txt	Prefix sum	128	13
input005.txt	Prefix sum	371	15
input006.txt	Maximum subarray	7	15
input007.txt	Maximum subarray	64	31
input008.txt	Maximum subarray	110	35
input009.txt	Maximum subarray	124	35

Input format

The circuits you need to design are described in the input files according to the table above. Every file contains the three integers T , N and C , where T represents the type of circuit to realize (1 for sum, 2 for prefix sum, 3 for maximum subarray).

Output format

The circuit you will design has to be described through its components and their connections. Each line of the output represents a component, following one of the three possible formats:

$$C[k] = A[i] \text{ op } B[j] \quad C[k] = i \text{ op } B[j] \quad C[k] = A[i] \text{ op } j$$

where:

- A , B and C are array names. These names must contain at most 50 alphanumeric characters (lower or upper case), and must not start with a digit.
- i , j , k are positive integer constants, which must fit in a signed 32-bit integer.
- op is an operator at choice among $+$, $-$ or max .

Such a line defines a component which has $A[i]$ and $B[j]$ as input registers (or the constants i and j respectively), $C[k]$ as output register, and implements the operation op .

The two special arrays `in` and `out` indicate respectively the input and output registers. It is possible to use other arrays as intermediate registers, as desired. However, before defining a component which uses a specific intermediate register as input, another component must have **previously defined** in your file that uses the same register as output.

Scoring

The output files will be evaluated by a checker which will verify the correctness of their format and of their described circuit. It will assign to each file a score from 0 to 10.

If the file is not correct, it will get a score of 0. Otherwise, it will receive a score P according to the following formula:

$$P = 10 \cdot \min \left\{ 1, \frac{C_{\text{desired}}}{C_{\text{attained}}} \right\} \cdot \min \left\{ 1, \frac{1100}{S_{\text{attained}}} \right\}$$

where C_{attained} is the computation time of your circuit, and S_{attained} is the number of its components. Notice that your file will get full score 10 if and only if C_{attained} is less or equal to C_{desired} and S_{attained} is less or equal to 1100.

Examples

The diagram shown in the statement corresponds to the following output file:

```
add[0] = in[0] + in[1]
add[1] = 5 + in[3]
add[2] = in[3] + in[4]
add[3] = add[0] + add[1]
add[4] = add[1] - add[2]
m[7] = add[3] max add[4]
out[0] = m[7] + in[5]
```


although it is *not* a correct solution for any possible input. The visualization of this output, **or any other output you produce**, can be obtained through the scripts `visualizer.sh` and `visualizer.py`. The latter script receives an output file through standard input and produces an *Asymptote* file in standard output; this file can then be compiled through `asy -f pdf <file>`. The former script automatizes this process but may not work for your system. The resulting PDF will contain a representation of the circuit, or of any errors possibly present in the file. The visualizer will place the components which trigger at the same clock cycle t on the same line, in the order they are listed in the file (from left to right).

Possible input and solutions, different from the ones you have to design, are shown below.


input	output
1 3 2	<pre>temp[0] = in[0] + in[1] out[0] = temp[0] + in[2]</pre>
2 3 4	<pre>out[0] = in[0] + 0 out[1] = in[0] + in[1] out[2] = in[2] + out[1]</pre>
3 3 7	<pre>somma[0] = 0 + 0 somma[12] = in[0] + in[1] somma[23] = in[1] + in[2] mx[0] = somma[0] max in[0] somma[123] = somma[12] + in[2] mx[1] = mx[0] max in[1] mx[2] = mx[1] max in[2] mx[3] = somma[12] max mx[2] mx[4] = mx[3] max somma[23] out[0] = mx[4] max somma[123]</pre>

Explanation

In the **first sample case**, you need to sum 3 input integers. If the input registers are $in[0] = -10$, $in[1] = 3$, $in[2] = 5$, then the value of `temp[0]` will be -7 and the value of `out[0]` will be -2 . The two operations must be executed one after the other, taking two clock cycles to output the result.



In the **second sample case**, given the same input registers of the previous example, the output will be: $out[0] = -10$, $out[1] = -7$, $out[2] = -2$. Notice that the third component has to wait the result of the second, so that the total computation time is 2 clock cycles.



In the **third sample case**, given the same input, the value of the registers will be:

somma[0] = 0	mx[0] = 0	mx[4] = 8
somma[12] = -7	mx[1] = 3	out[0] = 8
somma[23] = 8	mx[2] = 5	
somma[123] = -2	mx[3] = 5	

