

Assignment - 04

194083 u
Kukeson K.

2.)

1) size of cache memory = 512 KB
= 2^{19} bytes

memory word size = 4 bytes

In 1 block 4 words = $4 \times 4 = 16$ bytes
= 2^4

address bus width = 32 bits


No of cache lines = $\frac{512 \times 2^{10}}{16}$

= $\frac{2^{19}}{2^4} = 2^{15}$


= 32,768 lines

2.)

$16 = 2^4$




3.)



4.)

No of sets the cache have = $\frac{2^{15}}{2^3}$
= 2^{12}

5.)



6.)

0xB1A<95F9 in binary form

1011 0001 1010 1100 1001 0101 1011 1001

1011 0001 1010 1100 1001 0101 1111 1001

set number = 1001 0101 1111

$$22) \quad X = (A * B - c) + (A / c)$$

1) stack based instruction set Architecture

PUSH A

PUSH B

MUL

PUSH c

~~SUB~~ SUB

PUSH A

PUSH c

DIV

ADD

POP X

2) Accumulator based instruction set Architecture

LOAD A

MUL B

SUB C

STORE Y

LOAD A

DIV C

ADD Y

STORE X

3) memory-memory based instruction set architecture

3 operands

MUL X, A, B $\Rightarrow X = A * B$

SUB X, X, c $\Rightarrow X = X - c$

DIV Y, A, c $\Rightarrow Y = A / c$

ADD X, X, Y $\Rightarrow X = X + Y$

2 operands

MOV X, A $\Rightarrow X = A$

MUL X, B $\Rightarrow X = X * B$

SUB X, c $\Rightarrow X = X - c$

MOV Y, A $\Rightarrow Y = A$

$\text{DIV } y, c \Rightarrow y = y/c$
 $\text{ADD } X, y \Rightarrow X = X + y$

4. register - register based instruction set architecture

LOAD R1, A

LOAD R2, B

LOAD R3, C

MUL R4, R1, R2 $\Rightarrow R4 = A * B$

SUB R4, R4, R3 $\Rightarrow R4 = R4 - C$

DIV R5, R1, R3 $\Rightarrow R5 = A / C$

ADD R5, R4, R5 $\Rightarrow R5 = R4 + R5$

STORE X, R5 $\Rightarrow X = R5$

Q3) $(-3) * 5$

$0011 = 3$

1100

$\underline{\quad 1 \quad}$

$1101 = -3$

$M = 1101$

n	A	Q	Q ₀	Q ₁ Q ₀	Action / comment
4	0000	0101	0	10	Initial values
	0011	0101	0	10	A ← M
	0001	1010	1		A ← A ⊕ Q ₀ shift } first cycle
3	1110	1010	1	01	A ← A + M
	1111	0101	0		A ← A ⊕ Q ₀ shift } 2nd cycle
2	0010	0101	0	10	A ← A - M
	0001	0010	1		A ← A ⊕ Q ₀ shift } 3rd cycle
1	1110	0010	1	01	A ← A + M
	1111	0001	0		A ← A ⊕ Q ₀ shift } 4th cycle

Result $\Rightarrow A \oplus Q = 11110001$ first bit is 1 so negative value
 $= (-1)(1110001)$

$$\text{result } \text{---} = -0001110$$

$$\begin{array}{r} +1 \\ \hline -0001111 \end{array}$$

$$(-15)$$

$$-3 \times 5 = -15$$

24) Fetch - Execute cycle in RTL

Instruction is fetched, decoded and executed

$$\text{MAR} \leftarrow \text{PC}$$

$$\text{MBR} \leftarrow \text{M}[\text{AR}]$$

$$\text{IR} \leftarrow \text{MBR}$$

$$\text{PC} \leftarrow \text{PC} + 1$$

operand value is fetched, decoded and executed

$$\text{MAR} \leftarrow \text{IR}$$

$$\text{MBR} \leftarrow \text{M}[\text{AR}]$$

$$\text{AC} \leftarrow \text{MBR}$$

$$\text{PC} \leftarrow \text{PC} + 1$$

After process of ALU


$$\text{MBR} \leftarrow \text{AC}$$

$$\text{M}[\text{AR}] \leftarrow \text{MBR}$$

$$\text{PC} \leftarrow \text{PC} + 1$$

25)

1. $P + Q : A \leftarrow A + B$ if $P + Q$ is true the content in register A is added with the content B register and the result will be stored in register A



2. $Q: A \leftarrow A+B, R_1 \leftarrow R_1' + R_2$

if Q is true then the content in register A will be added to content in register B and then the result will be stored back in register A . Then simultaneously the complement of the content in Register R_1 will be added with the content in the register R_2 and the result will be stored back in register R_1 .

