# Computer Architecture Lab Project RISCV(Pipeline) Implementation

# **Group members:**

Kuldeep Dileep Lohana (kl04008)

Swaleha Muhammas Saleem (sm5152)

Instructor: Dr. Ayaz ul Hassan Khan

**Objective:** In this lab project we modified our single cycle RISCV processor implemented in lab 11 to pipeline architecture along with bubble sort as shown in the figure below.




FIGURE 4.49 The pipelined datapath of Figure 4.44, with the control signals connected to the control portions of the pipeline registers. The control values for the last three stages are created during the instruction decode stage and then placed in the ID/EX pipeline register. The control lines for each pipe stage are used, and remaining control lines are then passed to the next pipeline stage.

Note: Above figure misses instruction parser module but we have implemented that in our project.

Following are the snips of our codes of all modules with their explanation:

# Program counter (PC):

```
| module PC(
| input [63:0] PC_In,
| input clk,reset,
| output reg [63:0] PC_Out
| ;
| always @ (posedge clk or posedge reset)
| begin
| if (reset)
| PC_Out = 64'd0;
| else
| PC_Out <= PC_In;
| end
| endmodule
```

#### **Instruction Memory (IM):**

```
module Instruction_Memory(
          input [63:0] Inst_Address,
          output reg [31:0] Instruction
      reg [7:0] memory [15:0];
      initial
 9 — begin
          memory[0] = 8'b10000011;
          memory[1] = 8'b00110100;
          memory[2] = 8'b10000101;
12
         memory[3] = 8'b00000010;
13
         memory[4] = 8'b00110011;
14
15
          memory[5] = 8'b10000100;
16
         memory[6] = 8'b10001010;
17
          memory[7] = 8'b00000000;
         memory[8] = 8'b00000000;
18
          memory[9] = 8'b00000000;
19
          memory[10] = 8'b00000000;
20
          memory[11] = 8'b00000000;
21
22
          memory[12] = 8'b000000000;
23
         memory[13] = 8'b00000000;
24
          memory[14] = 8'b00000000;
25
          memory[15] = 8'b00000000;
26
27
28
      always @ (Inst_Address)
29
         assign Instruction = {memory[Inst_Address+3], memory[Inst_Address+2], memory[Inst_Address+1], memory[Inst_Address]};
31
32
33 endmodule
```

## IF/ID Pipeline register:

```
module IR1(
 2
           input clk, reset,
 3
           input [63:0] PC_Out,
 4
           input [31:0] Instruction,
 5
           output reg [63:0] PC Out IR1,
 6
           output reg [31:0] Instruction IR1
 7
      L):
8
9
       always @ (posedge clk or posedge reset)
10
     begin
11
           if (reset)
12
               PC Out IR1 = 64'd0;
13
           else
14
           begin
15
               PC_Out_IR1 <= PC_Out;</pre>
               Instruction IR1 <= Instruction;</pre>
16
17
           end
18
      end
19
20
       endmodule
```

#### Instruction Parser:

```
module Inst parser (
 2
           input [31:0] instruction,
 3
           output reg [6:0] opcode, funct7,
 4
           output reg [4:0] rsl, rs2, rd,
 5
           output reg [2:0] funct3
 6
      );
 8
 9
       always @ (instruction)
10
     begin
11
       funct7 = instruction[31:25];
12
       rs2 = instruction[24:20];
13
       rsl = instruction[19:15];
14
       funct3 = instruction[14:12];
15
       rd = instruction[11:7];
16
       opcode = instruction[6:0];
17
      end
18
19
20
       endmodule
```

## **Register File:**

```
module registerFile(
input [63:0] data,
 input [4:0] rs1,rs2,rd,
input regWrite, clk, reset,
output reg [63:0] readData1, readData2
reg [63:0] registers [31:0];
10
11
-begin
14
15
16
18
19
21
24
25
26
27
28
 29
 30
 31
 32
33
34
35
36
```

```
34
  36
  37
  38
  39
  40
  41
42
  43
44
45
46
47
 //Writing data operation:
48
 always @ (posedge clk)
49
50
  registers[rd] <= data;
51
52
53
 //Reading data operation:
54
 always @ (negedge clk)
55
begin
56
  if (reset)
57
  begin
58
  59
  60
61
  else
62
  begin
63
  readDatal <= registers[rsl];
  readData2 <= registers[rs2];
64
65
  end
66
 endmodule
67
```

#### **Immediate Data Extractor:**

```
module Imm_data_extractor(
3
      input [31:0] instruction,
4
      output reg [63:0] imm_data
5
 6
 7
        reg[51:0] sign_ext;
8
9
          always @(instruction)
    10
              begin
                sign ext = {52{instruction[31]}};
12
                if(instruction[6:0] == 7'b0010011 || instruction[6:0] == 7'b0000011) //I-Type
                   imm_data = {sign_ext, instruction[31:20]};
13
14
                else if(instruction[6:0] == 7'b1100011) //SB-Type
15
                  imm data = {sign ext, instruction[31], instruction[7], instruction[30:25], instruction[11:8]};
16
17
                   imm_data = {sign_ext, instruction[31:25], instruction[11:7]};
18
19
              end
20
      endmodule
```

#### **Control Unit:**

```
module Control_Unit(
            input [6:0] Opcode,
output reg [1:0] ALUOp,
             output reg Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite
      □ begin
           Branch = 1'b0;
             MemRead = 1'b0;
            MemtoReg = 1'b0;
MemWrite = 1'b0;
12
13
            ALUSrc = 1'b0;
            RegWrite = 1'b0;
            ALUOp = 2'b00;
15
       end
16
17
18
        always @ (*)
19
20
      □ begin
           case (Opcode)
21
             7'b0110011: //R-type
22
23
            begin
               ALUSrc = 1'b0;
                 MemtoReg = 1'b0;
RegWrite = 1'b1;
MemRead = 1'b0;
24
25
26
27
                 MemWrite = 1'b0;
Branch = 1'b0;
28
                 ALUOp = 2'b10;
29
30
            end
31
             7'b0000011: //I-type (ld)
32
            begin
                 ALUSrc = 1'b1:
33
                 MemtoReg = 1'b1;
34
                 RegWrite = 1'bl;
MemRead = 1'bl;
35
36
37
                 MemWrite = 1'b0;
                 Branch = 1'b0;
                ALUOp = 2'b00;
39
40
```

```
7'b0100011: //I-type (sd)
             begin
                 ALUSrc = 1'b1;
43
                  MemtoReg = 1'bx;
44
                  RegWrite = 1'b0;
45
                  MemRead = 1'b0;
46
                  MemWrite = 1'b1;
Branch = 1'b0;
ALUOp = 2'b00;
48
49
             end
50
              7'b1100011: //SB-type
51
             begin
                ALUSrc = 1'b0;
53
                MemtoReg = 1'bx;
RegWrite = 1'b0;
MemRead = 1'b0;
54
55
56
                  MemWrite = 1'b0;
Branch = 1'b1;
59
                  ALUOp = 2'b01;
             end
60
              7'60010011:
61
             begin
                ALUSrc = 1'b1;
                  MemtoReg = 1'b0;
RegWrite = 1'b1;
MemRead = 1'b1;
64
65
66
                  MemWrite = 1'b0;
Branch = 1'b0;
67
68
                  ALUOp = 2'b00;
70
             end
             7'b1101111: // jal
71
             begin
                ALUSrc = 1'b1;
73
                  MemtoReg = 1'b0;
75
                  RegWrite = 1'b1;
76
77
                  MemRead = 1'b1;
                  MemWrite = 1'b0;
Branch = 1'b0;
78
                  ALUOp = 2'b00;
81
             endcase
82
       end
        endmodule
```

#### **BGT**:

```
module bgt(
            input [63:0] a, b,
            input [2:0] funct3,
            output reg g
        always @ (*)
      □ begin ca
           case (funct3)
            3'b000: //beq
 11
12
13
            begin
               if (a == b)
                   g = 1'b1;
 14
15
                g = 1'b0;
 16
17
18
            end
            3'b100: //blt
            begin
 19
                if (a < b)
 20
21
22
                g = 1'b1;
else
                g = 1'b0;
 23
            end
 24
25
            3'b101: //bge
            begin
 26
               if (a >= b)
 27
28
29
30
                   g = 1'b1;
                else
                 g = 1'b0;
            end
 31
            endcase
 32
33
       end
34 endmodule
```

# **ID/EX Pipeline register:**

```
ule IR2(
input clk, reset, RegWrite, Branch, MemRead, MemtoReg, MemWrite, ALUSrc, input [1:0] ALUOp,
input [63:0] PC_Out_IR1,
input [63:0] imedatal, readData2,
input [63:0] imedata,
input [3:0] insta_IR1,
input [4:0] instb_IR1,
i
                                                                                           input [4:0] instb_IRI,
output reg RegWrite_IR2, Branch_IR2, MemRead_IR2, MemtoReg_IR2, MemWrite_IR2, ALUSre_IR2,
output reg [1:0] ALUDOp_IR2,
output reg [63:0] PC_Out_IR2,
output reg [63:0] readData1_IR2, readData2_IR2,
output reg [63:0] imm_data_IR2,
output reg [3:0] insta_IR2,
output reg [4:0] instb_IR2
always 8 (posedge clk or posedge reset)
                                                 Degin
                                                                                           if (reset)
                                                                                             begin
RegWrite_IR2 <= 1'd0;
                                                                                                                          Branch_IR2 <= 1'd0;
MemRead_IR2 <= 1'd0;
                                                                                                                          MemtoReg_IR2 <= 1'd0;
MemWrite_IR2 <= 1'd0;
                                                                                                                        MemWrite_IR2 <= 1'd0;
ALUSpc_IR2 <= 1'd0;
ALUOp_IR2 <= 2'd0;
PC_Out_IR2 <= 64'd0;
readData1 !R2 <= 64'd0;
readData2_IR2 <= 64'd0;
inm data_IR2 <= 64'd0;
insta_IR2 <= 4'd0;
instb_IR2 <= 5'd0;
                                                                                                 else
                                                                                                 begin
                                                                                                                        In

RegWrite_IR2 <= RegWrite;

Branch_IR2 <= Branch;

MemRead IR2 <= MemRead;

MemtoReg_IR2 <= MemtoReg;

MemWrite_IR2 <= MemWrite;
                                                                                                                        Monwrite IR2 <= Monwrite;

ALUSrc_IR2 <= ALUSrc;

ALUOp;

PC_Out_IR2 <= PC_Out_IR1;

readData1_IR2 <= readData1;

readData2_IR2 <= readData2;
                                                                                                                            imm_data_IR2 <= imm_data;
insta_IR2 <= insta_IR1;
instb_IR2 <= instb_IR1;</pre>
                                                                  endmodule
```

#### ALU:

```
module ALU_64_bit(
     input [63:0] a,
3
     input [63:0] b,
4
     input [3:0] ALUOp,
5
     output [63:0] Result,
 6
     output reg zero
 7
    L);
8
9
     wire [63:0] abar, bbar, muxlout, mux2out;
10
     reg[63:0] ALUOut ;
11
12
    always @ (a or b or ALUOp)
13
    🗏 begin
   白
14
        case (ALUOp)
15
            4'b0000:
16
    阜
            begin
17
            ALUOut = a & b;
18
            end
19
            4'b0001:
20
    白
           begin
21
            ALUOut = a | b;
22
            end
23
            4'b0010:
    白
24
           begin
25
            ALUOut = a + b;
26
            end
27
            4'b0110:
28
    白
           begin
29
            ALUOut = a - b;
30
            end
31
            4'b1100:
32
    白
           begin
33
            ALUOut = \sim (a|b);
    F
34
            end
35
        endcase
36
        case (ALUOut)
37
            38
            zero = 1'b1;
39
            default : zero = 1'b0;
40
         endcase
   end
41
42
    assign Result = ALUOut ;
43
     endmodule
```

### **ALU Control:**

```
□module ALU_Control(
         input [1:0] ALUOp,
 2
 3
         input [3:0] Funct,
 4
         output reg [3:0] Operation
    L);
 5
 6
 7
     always @ (*)
 8
    ⊟begin
 9
         case (ALUOp)
10
         2'b00:
11
         Operation = 4'b0010;
12
         2'b01:
13
         Operation = 4'b0110;
14
         2'b10:
15
             case (Funct)
16
              4'b0000:
17
             Operation = 4'b0010;
18
             4'b1000:
19
              Operation = 4'b0110;
              4'b0111:
20
21
              Operation = 4'b00000;
              4'b0110:
22
23
              Operation = 4'b0001;
24
              endcase
25
         endcase
26
    Lend
27
28
     endmodule
```

## Adder:

```
⊟module Adder(
 2
         input [63:0] a,b,
 3
         output reg [63:0] out
    └);
 4
 5
 6
     always @ (*)
 7
    □begin
 8
         out = a + b;
 9
    end
10
11
     endmodule
```

## **EX/MEM Pipeline Register:**

```
□module IR3(
           input clk, reset, RegWrite_IR2, MemtoReg_IR2, Branch_IR2, MemRead_IR2, MemWrite_IR2,
3
           input [63:0] out, Result, readData2_IR2,
4
           input zero,
5
           input [4:0] instb_IR2,
           output reg RegWrite_IR3, MemtoReg_IR3, Branch_IR3, MemRead_IR3, MemWrite_IR3,
6
           output reg [63:0] out_IR3,
8
           output reg zero_IR3,
          output reg [63:0] Result_IR3,
9
           output reg [63:0] readData2_IR3,
10
11
           output reg [4:0] instb_IR3
    L);
12
13
14
      always @ (posedge clk or posedge reset)
15
    □ begin
16
          if (reset)
17
           begin
18
              RegWrite_IR3 <= 1'd0;
              MemtoReg_IR3 <= 1'd0;</pre>
19
20
              Branch_IR3 <= 1'd0;
21
              MemRead IR3 <= 1'd0;
22
              MemWrite_IR3 <= 1'd0;
23
              out IR3 <= 64'd0;
              zero_IR3 <= 1'd0;
24
25
              Result_IR3 <= 64'd0;
26
               readData2 IR3 <= 64'd0;
              instb_IR3 <= 5'd0;
27
28
           end
29
           else
30
           begin
31
               RegWrite_IR3 <= RegWrite_IR2;</pre>
32
              MemtoReg_IR3 <= MemtoReg_IR2;</pre>
33
              Branch IR3 <= Branch IR2;
              MemRead_IR3 <= MemRead_IR2;
34
35
              MemWrite_IR3 <= MemWrite_IR2;</pre>
36
               out IR3 <= out;
37
               zero IR3 <= zero;
38
               Result_IR3 <= Result;</pre>
39
               readData2_IR3 <= readData2_IR2;</pre>
40
              instb IR3 <= instb IR2;
41
      end
42
43
      endmodule
```

## **Data Memory:**

```
module Data_Memory(
                                 input [63:0] Mem_Addr,
input [63:0] Write_Data,
                                 input clk, MemWrite, MemRead,
                                output reg [63:0] Read_Data
                    reg [7:0] data [63:0];
 10
                       initial
                | bagin | data[0] = 8'd1; | data[1] = 8'd0; | data[2] = 8'd0; | data[2] = 8'd0;
11
12
13
14
15
16
17
18
                                data[3] = 8'd0;
data[4] = 8'd0;
                               data[5] = 8'd0;
data[6] = 8'd0;
19
20
21
22
23
24
25
26
27
28
29
                                data[7] = 8'd0;
data[8] = 8'd2;
                              data[8] = 8'd2;
data[9] = 8'd0;
data[10] = 8'd0;
data[11] = 8'd0;
data[12] = 8'd0;
data[13] = 8'd0;
data[14] = 8'd0;
data[15] = 8'd0;
                                data[16] = 8'd3;
data[17] = 8'd0;
                                data[18] = 8'd0;
data[19] = 8'd0;
 30
31
32
33
                                data[20] = 8'd0;
data[21] = 8'd0;
                                data[22] = 8'd0;
data[23] = 8'd0;
 34
35
36
37
                              data[23] = 8'd0;
data[24] = 8'd0;
data[25] = 8'd0;
data[26] = 8'd0;
data[27] = 8'd0;
data[28] = 8'd0;
data[29] = 8'd0;
data[30] = 8'd0;
data[31] = 8'd0;
data[32] = 8'd0;
data[33] = 8'd0;
data[34] = 8'd0;
data[34] = 8'd0;
data[34] = 8'd0;
38
39
40
41
42
43
44
45
46
47
48
                                data[35] = 8'd0;
data[36] = 8'd0;
49
50
51
52
                                data[37] = 8'd0;
                                data[38] = 8'd0;
                                data[39] = 8'd0;
data[40] = 8'd6;
                                data[41] = 8'd0;
                                  ALESTAND - NEWS
```

```
| data[13] = 1*02; | data[13] = 1*02; | data[13] = 1*02; | data[13] = 1*03; | data[13] = 1*03; | data[13] = 1*03; | data[14] = 1*03; | data[15] = 1*03; | data[16] =
```

# **MEM/WB Pipeline Register:**

```
module IR4(
          input clk, reset, RegWrite_IR3, MemtoReg_IR3,
 2
          input [63:0] Read Data, Mem Addr,
 3
 4
          input [4:0] instb IR3,
 5
          output reg RegWrite IR4, MemtoReg IR4,
 6
          output reg [63:0] Read Data IR4, Mem Addr IR4,
 7
          output reg [4:0] instb_IR4
     L);
 8
 9
10
      always @ (posedge clk)
11 -begin
12
          if (reset)
13
          begin
14
              RegWrite IR4 <= 1'd0;
15
              MemtoReg_IR4 <= 1'd0;</pre>
16
             Read Data IR4 <= 64'd0;
17
             Mem Addr IR4 <= 64'd0;
18
              instb IR4 <= 5'd0;
19
         end
20
         else
21
        begin
22
              RegWrite IR4 <= RegWrite IR3;
23
             MemtoReg IR4 <= MemtoReg IR3;</pre>
24
             Read Data IR4 <= Read Data;
25
              Mem Addr IR4 <= Mem Addr;
26
              instb_IR4 <= instb_IR3;
27
          end
28
     end
29
30
     endmodule
```

#### Mux:

```
⊟module mux_64(
 2
    input[63:0] a,
 3
     input[63:0] b,
     input sel,
 4
 5
     output[63:0] dataout
 6
    L);
 7
 8
     reg[63:0] out;
9
         always @ (a or b or sel)
10
   begin
11
             case (sel)
12
                 1'b0: out = a;
                 1'b1: out = b;
13
14
             endcase
15
16
         end
17
     assign dataout = out;
    endmodule
18
```

# Top module:

```
48
       ☐ Inst_parser IP(
49
            .instruction(Instruction_IR1),
50
             .opcode (opcode),
51
             .funct7(funct7),
52
             .rsl(rsl),
53
             .rs2(rs2),
54
             .rd(rd),
55
             .funct3(funct3)
56
57
58
      📮 registerFile RF(
59
            .data(muxOut2),
60
             .rsl(rsl),
61
             .rs2(rs2),
62
             .rd(instb_IR4),
63
             .regWrite(RegWrite_IR4),
64
             .clk(clk),
65
             .reset(reset),
66
             .readDatal(readDatal),
67
             .readData2(readData2)
      L);
68
69
70
       ☐ Imm_data_extractor IDE(
71
            .instruction(Instruction_IR1),
72
             .imm_data(imm_data)
73
74
75
      □ Control_Unit CU(
76
            .Opcode (opcode) ,
77
             . ALUOp (ALUOp) ,
78
             .Branch (Branch) ,
79
             .MemRead (MemRead) ,
80
             . MemtoReg (MemtoReg) ,
81
             .MemWrite (MemWrite) ,
82
             . ALUSrc (ALUSrc) ,
83
             .RegWrite(RegWrite)
       L);
84
85
86
      □ IR2 R2(
87
            .clk(clk),
88
             .reset(reset),
89
             .RegWrite (RegWrite) ,
90
             .Branch (Branch) ,
91
             .MemRead (MemRead)
92
             .MemtoReg (MemtoReg) ,
93
             .MemWrite (MemWrite) ,
94
             .ALUSrc (ALUSrc) ,
95
             . ALUOp (ALUOp) ,
             .PC_Out_IR1(PC_Out_IR1),
```

```
.RegWrite(RegWrite),
.Branch(Branch),
                         . MemRead (MemRead)
                         . MemtoReg (MemtoReg) ,
93
94
95
96
97
98
99
100
101
102
                         .MemWrite (MemWrite) ,
                         .ALUSrc (ALUSrc) ,
                         . ALUOp (ALUOp) ,
                        .PC_Out_IR1(PC_Out_IR1),
.readDatal(readDatal),
                         .readData2(readData2).
                        .readData2(readData2),
.imm_data(imm_data),
.insta_IR1({Instruction_IR1[30], Instruction_IR1[14:12]})),
                         .instb_IR1(rd),
                         .RegWrite_IR2(RegWrite_IR2),
103
104
105
106
107
108
109
                        .Branch_IR2(Branch_IR2),
.MemRead_IR2(MemRead_IR2)
                        .MemtoReg_IR2 (MemtoReg_IR2) ,
.MemWrite_IR2 (MemWrite_IR2) ,
.ALUSrc_IR2 (ALUSrc_IR2) ,
                         .ALUOp_IR2(ALUOp_IR2),
.PC_Out_IR2(PC_Out_IR2)
                         .readDatal IR2(readDatal IR2)
                         .readData2_IR2(readData2_IR2),
                        .imm_data_IR2(imm_data_IR2),
.insta_IR2(insta_IR2),
.instb_IR2(instb_IR2)
112
113
114
115
116
117
118
119
             ALU_64_bit ALU(
                        .a(readData1_IR2),
                        .b (muxOut1).
120
121
                         .ALUOp(Operation)
                        .Result (Result) ,
122
123
                        . sero (sero)
124
125
126
127
128
             p bgt bgtl(
                        .a(readData1_IR2),
                        .b(mumOutl),
.funct3(funct3),
129
130
                        .g(g)
131
132
133
134
135
136
137
             ALU_Control ALU_C(
                        Control ALUCC (
.ALUOp (ALUOp_IR2) ,
.Funct (insta_IR2) ,
.Operation(Operation)
```

```
□ Adder add2(
                   .a(PC_Out_IR2),
140
141
                   .b(imm_data_IR2<<1),
.out(out2)
142
143
145
146
                   .a(readData2 IR2).
                   .b(imm_data_IR2),
147
148
149
                    .sel(ALUSrc_IR2),
                   . dataout (muxOut1)
 150
 151
152
153
                   .clk(clk),
                   .reset (reset) ,
154
155
                   .RegWrite_IR2(RegWrite_IR2),
.MemtoReg_IR2(MemtoReg_IR2),
                   .Branch_IR2(Branch_IR2),
.MemRead_IR2(MemRead_IR2)
 156
157
158
                   .MemWrite_IR2(MemWrite_IR2),
159
160
                   .out(out2),
                   .sero(g),
161
162
                   .Result (Result) ,
                   .readData2_IR2(readData2_IR2),
 163
                    instb_IR2(instb_IR2),
                   .RegWrite_IR3(RegWrite_IR3),
.MemtoReg_IR3(MemtoReg_IR3),
164
165
166
167
                   .Branch_IR3 (Branch_IR3) ,
                   .MemRead_IR3 (MemRead_IR3) ,
168
169
                   .MemWrite_IR3(MemWrite_IR3),
                   out IR3 (out IR3) .
                    .sero_IR3(sero_IR3)
                   .Result_IR3(Result_IR3),
.readData2_IR3(readData2_IR3),
173
174
                   .instb_IR3(instb_IR3)
175
176
177
178
179
          Data_Memory DM(
.Mem_Addr(Result_IR3),
                    .Write_Data(readData2_IR3),
                   .clk(clk),
180
181
                    .MemWrite (MemWrite_IR3) ,
                   .MemRead (MemRead_IR3) ,
182
                   .Read_Data(Read_Data)
```

```
184
 185
       □ IR4 R4(
 186
              .clk(clk),
187
              .reset (reset) ,
              .RegWrite_IR3(RegWrite_IR3),
188
 189
              .MemtoReg_IR3 (MemtoReg_IR3),
190
              .Read_Data(Read_Data),
 191
              .Mem_Addr(Result_IR3),
 192
              .instb_IR3(instb_IR3),
 193
              .RegWrite_IR4(RegWrite_IR4),
194
              .MemtoReg_IR4 (MemtoReg_IR4) ,
              .Read_Data_IR4(Read_Data_IR4),
 195
 196
               .Mem_Addr_IR4 (Mem_Addr_IR4) ,
 197
              .instb_IR4(instb_IR4)
       L);
 198
 199
 200
       □ mux_64 mux2(
 201
              .a(Mem_Addr_IR4),
 202
              .b(Read_Data_IR4),
 203
              .sel(MemtoReg_IR4),
 204
              .dataout(muxOut2)
       L);
 205
 206
207 endmodule
```

## Test bench:

```
module tb(
2
     L);
 3
4
     reg clk, reset;
5
6
    pipeline_RISCV riscv(
7
          .clk(clk),
8
          .reset (reset)
9
     L);
10
11
     initial
12
    begin
13
          reset = 1'b1;
14
          clk = 1'b1;
15
          #7 reset = 1'b0;
16
     end
17
18
      always
19
      #10 clk = ~clk;
20
21
      endmodule
```

#### Run.do:

```
vlog tb.v pipeline_RISCV.v PC.v Instruction_Memory.v registerFile.v Control_Unit.v ALU_64_bit.v Data_Memory.v Imm_data_extractor.v ALU_Control.v Adder.v mux_64.v IR1.v IR2.v IR3.v IR4.v IR5 vsim -novopt work.tb

view wave

f 
f add wave -r /*

g 
run 300ns
```

#### Implementation:

We had first developed a single cycle RISC V processor in our lab 11. We achieved that by combining all the modules we had been working on throughout this semester. Then we further built on it to develop a 5-stage pipeline RISC V processor which can execute bubble sort. We created a separate module called bgt which would perform functionalities such as branch on greater than and equal to (bge) and branch on less than (blt). The module has a single output (g) which is high when it should branch that is when ((a>=b & instruction is bge) | (a<b & instruction is blt) | (a=b & instruction is beq) otherwise, it will give zero which means the program won't branch. Moreover, we then introduced pipeline registers in between different stages to develop a 5-stage processor. We created individual modules for each of the intermediate register. We then made the connections as shown in fig. 4.49.

## Improvement needed:

We still have to perform task 3 that is to detect and handle hazards.