

Computer Architecture Lab Project

RISCV(Pipeline) Implementation

Group members:

Kuldeep Dileep Lohana (kl04008)

Swaleha Muhammas Saleem (sm5152)

Instructor: Dr. Ayaz ul Hassan Khan

Objective: In this lab project we modified our single cycle RISCV processor implemented in lab 11 to pipeline architecture along with bubble sort as shown in the figure below.




FIGURE 4.49 The pipelined datapath of Figure 4.44, with the control signals connected to the control portions of the pipeline registers. The control values for the last three stages are created during the instruction decode stage and then placed in the ID/EX pipeline register. The control lines for each pipe stage are used, and remaining control lines are then passed to the next pipeline stage.

Note: Above figure misses instruction parser module but we have implemented that in our project.

Following are the snips of our codes of all modules with their explanation:

Program counter (PC):

```

1  module PC(
2      input [63:0] PC_In,
3      input clk,reset,
4      output reg [63:0] PC_Out
5  );
6
7  always @ (posedge clk or posedge reset)
8  begin
9      if (reset)
10         PC_Out = 64'd0;
11     else
12         PC_Out <= PC_In;
13     end
14
15 endmodule

```

Instruction Memory (IM):

```
1 module Instruction_Memory(  
2     input [63:0] Inst_Address,  
3     output reg [31:0] Instruction  
4 );  
5  
6     reg [7:0] memory [15:0];  
7  
8     initial  
9     begin  
10        memory[0] = 8'b10000011;  
11        memory[1] = 8'b00110100;  
12        memory[2] = 8'b10000101;  
13        memory[3] = 8'b00000010;  
14        memory[4] = 8'b00110011;  
15        memory[5] = 8'b10000100;  
16        memory[6] = 8'b10001010;  
17        memory[7] = 8'b00000000;  
18        memory[8] = 8'b00000000;  
19        memory[9] = 8'b00000000;  
20        memory[10] = 8'b00000000;  
21        memory[11] = 8'b00000000;  
22        memory[12] = 8'b00000000;  
23        memory[13] = 8'b00000000;  
24        memory[14] = 8'b00000000;  
25        memory[15] = 8'b00000000;  
26    end  
27  
28    always @ (Inst_Address)  
29    begin  
30        assign Instruction = {memory[Inst_Address+3], memory[Inst_Address+2], memory[Inst_Address+1], memory[Inst_Address]};  
31    end  
32  
33 endmodule
```

IF/ID Pipeline register:

```
1 module IRI(  
2     input clk, reset,  
3     input [63:0] PC_Out,  
4     input [31:0] Instruction,  
5     output reg [63:0] PC_Out_IRI,  
6     output reg [31:0] Instruction_IRI  
7 );  
8  
9     always @ (posedge clk or posedge reset)  
10    begin  
11        if (reset)  
12            PC_Out_IRI = 64'd0;  
13        else  
14            begin  
15                PC_Out_IRI <= PC_Out;  
16                Instruction_IRI <= Instruction;  
17            end  
18        end  
19    end  
20 endmodule
```


Control Unit:

```
1 module Control_Unit(  
2     input [6:0] Opcode,  
3     output reg [1:0] ALUOp,  
4     output reg Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite  
5 );  
6  
7 initial  
8 begin  
9     Branch = 1'b0;  
10    MemRead = 1'b0;  
11    MemtoReg = 1'b0;  
12    MemWrite = 1'b0;  
13    ALUSrc = 1'b0;  
14    RegWrite = 1'b0;  
15    ALUOp = 2'b00;  
16 end  
17  
18 always @ (*)  
19 begin  
20     case (Opcode)  
21     7'b0110011: //R-type  
22     begin  
23         ALUSrc = 1'b0;  
24         MemtoReg = 1'b0;  
25         RegWrite = 1'b1;  
26         MemRead = 1'b0;  
27         MemWrite = 1'b0;  
28         Branch = 1'b0;  
29         ALUOp = 2'b10;  
30     end  
31     7'b0000011: //I-type (ld)  
32     begin  
33         ALUSrc = 1'b1;  
34         MemtoReg = 1'b1;  
35         RegWrite = 1'b1;  
36         MemRead = 1'b1;  
37         MemWrite = 1'b0;  
38         Branch = 1'b0;  
39         ALUOp = 2'b00;  
40     end
```

```
41     7'b0100011: //I-type (sd)  
42     begin  
43         ALUSrc = 1'b1;  
44         MemtoReg = 1'bx;  
45         RegWrite = 1'b0;  
46         MemRead = 1'b0;  
47         MemWrite = 1'b1;  
48         Branch = 1'b0;  
49         ALUOp = 2'b00;  
50     end  
51     7'b1100011: //SB-type  
52     begin  
53         ALUSrc = 1'b0;  
54         MemtoReg = 1'bx;  
55         RegWrite = 1'b0;  
56         MemRead = 1'b0;  
57         MemWrite = 1'b0;  
58         Branch = 1'b1;  
59         ALUOp = 2'b01;  
60     end  
61     7'b0010011:  
62     begin  
63         ALUSrc = 1'b1;  
64         MemtoReg = 1'b0;  
65         RegWrite = 1'b1;  
66         MemRead = 1'b1;  
67         MemWrite = 1'b0;  
68         Branch = 1'b0;  
69         ALUOp = 2'b00;  
70     end  
71     7'b1101111: // jal  
72     begin  
73         ALUSrc = 1'b1;  
74         MemtoReg = 1'b0;  
75         RegWrite = 1'b1;  
76         MemRead = 1'b1;  
77         MemWrite = 1'b0;  
78         Branch = 1'b0;  
79         ALUOp = 2'b00;  
80     end  
81     endcase  
82 end  
83 endmodule
```

BGT:

```
1 module bgt(  
2     input [63:0] a, b,  
3     input [2:0] funct3,  
4     output reg g  
5 );  
6  
7 always @ (*)  
8 begin  
9     case (funct3)  
10        3'b000: //beq  
11        begin  
12            if (a == b)  
13                g = 1'b1;  
14            else  
15                g = 1'b0;  
16            end  
17        3'b100: //blt  
18        begin  
19            if (a < b)  
20                g = 1'b1;  
21            else  
22                g = 1'b0;  
23            end  
24        3'b101: //bge  
25        begin  
26            if (a >= b)  
27                g = 1'b1;  
28            else  
29                g = 1'b0;  
30            end  
31        endcase  
32    end  
33  
34 endmodule
```

ID/EX Pipeline register:

```
1 module IR2(  
2     input clk, reset, RegWrite, Branch, MemRead, MemtoReg, MemWrite, ALUSrc,  
3     input [1:0] ALUOp,  
4     input [63:0] PC_Out_IR1,  
5     input [63:0] readData1, readData2,  
6     input [63:0] imm_data,  
7     input [3:0] insta_IR1,  
8     input [4:0] instb_IR1,  
9     output reg RegWrite_IR2, Branch_IR2, MemRead_IR2, MemtoReg_IR2, MemWrite_IR2, ALUSrc_IR2,  
10    output reg [1:0] ALUOp_IR2,  
11    output reg [63:0] PC_Out_IR2,  
12    output reg [63:0] readData1_IR2, readData2_IR2,  
13    output reg [63:0] imm_data_IR2,  
14    output reg [3:0] insta_IR2,  
15    output reg [4:0] instb_IR2  
16 );  
17  
18 always @ (posedge clk or posedge reset)  
19 begin  
20     if (reset)  
21     begin  
22         RegWrite_IR2 <= 1'd0;  
23         Branch_IR2 <= 1'd0;  
24         MemRead_IR2 <= 1'd0;  
25         MemtoReg_IR2 <= 1'd0;  
26         MemWrite_IR2 <= 1'd0;  
27         ALUSrc_IR2 <= 1'd0;  
28         ALUOp_IR2 <= 2'd0;  
29         PC_Out_IR2 <= 64'd0;  
30         readData1_IR2 <= 64'd0;  
31         readData2_IR2 <= 64'd0;  
32         imm_data_IR2 <= 64'd0;  
33         insta_IR2 <= 4'd0;  
34         instb_IR2 <= 5'd0;  
35     end  
36     else  
37     begin  
38         RegWrite_IR2 <= RegWrite;  
39         Branch_IR2 <= Branch;  
40         MemRead_IR2 <= MemRead;  
41         MemtoReg_IR2 <= MemtoReg;  
42         MemWrite_IR2 <= MemWrite;  
43         ALUSrc_IR2 <= ALUSrc;  
44         ALUOp_IR2 <= ALUOp;  
45         PC_Out_IR2 <= PC_Out_IR1;  
46         readData1_IR2 <= readData1;  
47         readData2_IR2 <= readData2;  
48         imm_data_IR2 <= imm_data;  
49         insta_IR2 <= insta_IR1;  
50         instb_IR2 <= instb_IR1;  
51     end  
52 end  
53  
54 endmodule
```

ALU:

```

1 module ALU_64_Bit(
2     input [63:0] a,
3     input [63:0] b,
4     input [3:0] ALUOp,
5     output [63:0] Result,
6     output reg zero
7 );
8
9 wire [63:0] abar, bbar, muxlout, mux2out;
10 reg[63:0] ALUOut ;
11
12 always @ (a or b or ALUOp)
13 begin
14     case (ALUOp)
15         4'b0000:
16             begin
17                 ALUOut = a & b;
18             end
19         4'b0001:
20             begin
21                 ALUOut = a | b;
22             end
23         4'b0010:
24             begin
25                 ALUOut = a + b;
26             end
27         4'b0110:
28             begin
29                 ALUOut = a - b;
30             end
31         4'b1100:
32             begin
33                 ALUOut = ~(a|b);
34             end
35     endcase
36     case (ALUOut)
37         64'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 :
38             zero = 1'b1;
39         default : zero = 1'b0;
40     endcase
41 end
42 assign Result = ALUOut ;
43 endmodule

```

ALU Control:

```
1 module ALU_Control(  
2     input [1:0] ALUOp,  
3     input [3:0] Funct,  
4     output reg [3:0] Operation  
5 );  
6  
7     always @ (*)  
8     begin  
9         case (ALUOp)  
10            2'b00:  
11                Operation = 4'b0010;  
12            2'b01:  
13                Operation = 4'b0110;  
14            2'b10:  
15                case (Funct)  
16                    4'b0000:  
17                        Operation = 4'b0010;  
18                    4'b1000:  
19                        Operation = 4'b0110;  
20                    4'b0111:  
21                        Operation = 4'b0000;  
22                    4'b0110:  
23                        Operation = 4'b0001;  
24                endcase  
25            endcase  
26        end  
27  
28    endmodule
```

Adder:

```
1 module Adder(  
2     input [63:0] a,b,  
3     output reg [63:0] out  
4 );  
5  
6     always @ (*)  
7     begin  
8         out = a + b;  
9     end  
10  
11 endmodule
```


EX/MEM Pipeline Register:

```
1 module IR3(  
2     input clk, reset, RegWrite_IR2, MemtoReg_IR2, Branch_IR2, MemRead_IR2, MemWrite_IR2,  
3     input [63:0] out, Result, readData2_IR2,  
4     input zero,  
5     input [4:0] instb_IR2,  
6     output reg RegWrite_IR3, MemtoReg_IR3, Branch_IR3, MemRead_IR3, MemWrite_IR3,  
7     output reg [63:0] out_IR3,  
8     output reg zero_IR3,  
9     output reg [63:0] Result_IR3,  
10    output reg [63:0] readData2_IR3,  
11    output reg [4:0] instb_IR3  
12 );  
13  
14 always @ (posedge clk or posedge reset)  
15 begin  
16     if (reset)  
17     begin  
18         RegWrite_IR3 <= 1'd0;  
19         MemtoReg_IR3 <= 1'd0;  
20         Branch_IR3 <= 1'd0;  
21         MemRead_IR3 <= 1'd0;  
22         MemWrite_IR3 <= 1'd0;  
23         out_IR3 <= 64'd0;  
24         zero_IR3 <= 1'd0;  
25         Result_IR3 <= 64'd0;  
26         readData2_IR3 <= 64'd0;  
27         instb_IR3 <= 5'd0;  
28     end  
29     else  
30     begin  
31         RegWrite_IR3 <= RegWrite_IR2;  
32         MemtoReg_IR3 <= MemtoReg_IR2;  
33         Branch_IR3 <= Branch_IR2;  
34         MemRead_IR3 <= MemRead_IR2;  
35         MemWrite_IR3 <= MemWrite_IR2;  
36         out_IR3 <= out;  
37         zero_IR3 <= zero;  
38         Result_IR3 <= Result;  
39         readData2_IR3 <= readData2_IR2;  
40         instb_IR3 <= instb_IR2;  
41     end  
42 end  
43 endmodule
```

Data Memory:

```
1  module Data_Memory(  
2      input [63:0] Mem_Addr,  
3      input [63:0] Write_Data,  
4      input clk, MemWrite, MemRead,  
5      output reg [63:0] Read_Data  
6  );  
7  
8      reg [7:0] data [63:0];  
9  
10     initial  
11     begin  
12         data[0] = 8'd1;  
13         data[1] = 8'd0;  
14         data[2] = 8'd0;  
15         data[3] = 8'd0;  
16         data[4] = 8'd0;  
17         data[5] = 8'd0;  
18         data[6] = 8'd0;  
19         data[7] = 8'd0;  
20         data[8] = 8'd2;  
21         data[9] = 8'd0;  
22         data[10] = 8'd0;  
23         data[11] = 8'd0;  
24         data[12] = 8'd0;  
25         data[13] = 8'd0;  
26         data[14] = 8'd0;  
27         data[15] = 8'd0;  
28         data[16] = 8'd3;  
29         data[17] = 8'd0;  
30         data[18] = 8'd0;  
31         data[19] = 8'd0;  
32         data[20] = 8'd0;  
33         data[21] = 8'd0;  
34         data[22] = 8'd0;  
35         data[23] = 8'd0;  
36         data[24] = 8'd4;  
37         data[25] = 8'd0;  
38         data[26] = 8'd0;  
39         data[27] = 8'd0;  
40         data[28] = 8'd0;  
41         data[29] = 8'd0;  
42         data[30] = 8'd0;  
43         data[31] = 8'd0;  
44         data[32] = 8'd5;  
45         data[33] = 8'd0;  
46         data[34] = 8'd0;  
47         data[35] = 8'd0;  
48         data[36] = 8'd0;  
49         data[37] = 8'd0;  
50         data[38] = 8'd0;  
51         data[39] = 8'd0;  
52         data[40] = 8'd6;  
53         data[41] = 8'd0;  
54         data[42] = 8'd0;  
55         data[43] = 8'd0;  
56         data[44] = 8'd0;  
57         data[45] = 8'd0;  
58         data[46] = 8'd0;  
59         data[47] = 8'd0;  
60         data[48] = 8'd7;  
61         data[49] = 8'd0;  
62         data[50] = 8'd8;  
63         data[51] = 8'd0;  
64         data[52] = 8'd0;  
65         data[53] = 8'd0;  
66         data[54] = 8'd0;  
67         data[55] = 8'd0;  
68         data[56] = 8'd0;  
69         data[57] = 8'd0;  
70         data[58] = 8'd0;  
71         data[59] = 8'd0;  
72         data[60] = 8'd0;  
73         data[61] = 8'd0;  
74         data[62] = 8'd0;  
75         data[63] = 8'd0;  
76     end  
77     //Memory writing operation:  
78     always @ (posedge clk)  
79     begin  
80         if (MemWrite)  
81         begin  
82             data[Mem_Addr] <= Write_Data[7:0];  
83             data[Mem_Addr+1] <= Write_Data[15:8];  
84             data[Mem_Addr+2] <= Write_Data[23:16];  
85             data[Mem_Addr+3] <= Write_Data[31:24];  
86             data[Mem_Addr+4] <= Write_Data[39:32];  
87             data[Mem_Addr+5] <= Write_Data[47:40];  
88             data[Mem_Addr+6] <= Write_Data[55:48];  
89             data[Mem_Addr+7] <= Write_Data[63:56];  
90         end  
91     end  
92     //Memory reading operation:  
93     always @ (Mem_Addr or MemRead or data)  
94     begin  
95         if (MemRead)  
96             Read_Data = {data[Mem_Addr+7], data[Mem_Addr+6], data[Mem_Addr+5], data[Mem_Addr+4], data[Mem_Addr+3], data[Mem_Addr+2], data[Mem_Addr+1], data[Mem_Addr+0]};  
97         else  
98             Read_Data = 64'd0;  
99         end  
100     end  
101 endmodule
```

MEM/WB Pipeline Register:

```
1  module IR4(  
2      input clk, reset, RegWrite_IR3, MemtoReg_IR3,  
3      input [63:0] Read_Data, Mem_Addr,  
4      input [4:0] instb_IR3,  
5      output reg RegWrite_IR4, MemtoReg_IR4,  
6      output reg [63:0] Read_Data_IR4, Mem_Addr_IR4,  
7      output reg [4:0] instb_IR4  
8  );  
9  
10     always @ (posedge clk)  
11     begin  
12         if (reset)  
13         begin  
14             RegWrite_IR4 <= 1'd0;  
15             MemtoReg_IR4 <= 1'd0;  
16             Read_Data_IR4 <= 64'd0;  
17             Mem_Addr_IR4 <= 64'd0;  
18             instb_IR4 <= 5'd0;  
19         end  
20         else  
21         begin  
22             RegWrite_IR4 <= RegWrite_IR3;  
23             MemtoReg_IR4 <= MemtoReg_IR3;  
24             Read_Data_IR4 <= Read_Data;  
25             Mem_Addr_IR4 <= Mem_Addr;  
26             instb_IR4 <= instb_IR3;  
27         end  
28     end  
29  
30 endmodule
```

Mux:

```
1  module mux_64(  
2      input[63:0] a,  
3      input[63:0] b,  
4      input sel,  
5      output[63:0] dataout  
6  );  
7  
8      reg[63:0] out;  
9      always @(a or b or sel)  
10     begin  
11         case (sel)  
12             1'b0: out = a;  
13             1'b1: out = b;  
14         endcase  
15     end  
16     assign dataout = out;  
17 endmodule
```

Top module:

```

1 module pipeline_RISCY(
2     input clk, reset
3 );
4
5     wire [63:0] PC_Out, PC_Out_IR1, PC_Out_IR2, readData1, readData1_IR2, readData2_IR2, readData2_IR3, readData2, mmuOut1, mmuOut2, Result, Result_IR2, Read_Data, imm_data, imm_data_IR2, out1, out2, out_IR2, Read_Data_IR4, Mem_Addr_IR4;
6     wire [11:0] Instruction, Instruction_IR1;
7     wire [6:0] opcode, funct7;
8     wire [5:0] rs1, rs2, rd, instb_IR4, instb_IR2, instb_IR3;
9     wire [1:0] Operation, instb_IR2;
10    wire [2:0] funct3;
11    wire [1:0] ALUOp, ALUOp_IR2;
12    wire [0:0] Branch, Branch_IR2, Branch_IR3, MemRead, MemRead_IR2, MemRead_IR3, MemtoReg, MemtoReg_IR2, MemtoReg_IR3, MemtoReg_IR4, MemWrite, MemWrite_IR2, MemWrite_IR3, ALUSrc, ALUSrc_IR2, RegWrite, RegWrite_IR2, RegWrite_IR3, RegWrite_IR4, zero, zero_IR2;
13
14    PC counter(
15        .PC_In(mmuOut2),
16        .clk(clk),
17        .reset(reset),
18        .PC_Out(PC_Out)
19    );
20
21    mux_64 mux1(
22        .a(out1),
23        .b(out_IR2),
24        .sel(Branch_IR2 & zero_IR2),
25        .dataout(mmuOut2)
26    );
27
28    Adder add1(
29        .a(PC_Out),
30        .b(PC_Out),
31        .out(out1)
32    );
33
34    Instruction_Memory IM(
35        .Inst_Address(PC_Out),
36        .Instruction(Instruction)
37    );
38
39    IR1 R1(
40        .clk(clk),
41        .reset(reset),
42        .PC_Out(PC_Out),
43        .Instruction(Instruction),
44        .PC_Out_IR1(PC_Out_IR1),
45        .Instruction_IR1(Instruction_IR1)
46    );
47
48    Inst_parser IP(
49        .instruction(Instruction_IR1),
50        .opcode(opcode),
51        .funct7(funct7),
52        .rs1(rs1),
53        .rs2(rs2),
54        .rd(rd),
55        .funct3(funct3)
56    );
57
58    registerFile RF(
59        .data(mmuOut2),
60        .rs1(rs1),
61        .rs2(rs2),
62        .rd(instb_IR4),
63        .regWrite(RegWrite_IR4),
64        .clk(clk),
65        .reset(reset),
66        .readData1(readData1),
67        .readData2(readData2)
68    );
69
70    Imm_data_extractor IDE(
71        .instruction(Instruction_IR1),
72        .imm_data(imm_data)
73    );
74
75    Control_Unit CU(
76        .Opcode(opcode),
77        .ALUOp(ALUOp),
78        .Branch(Branch),
79        .MemRead(MemRead),
80        .MemtoReg(MemtoReg),
81        .MemWrite(MemWrite),
82        .ALUSrc(ALUSrc),
83        .RegWrite(RegWrite)
84    );
85
86    IR2 R2(
87        .clk(clk),
88        .reset(reset),
89        .RegWrite(RegWrite),
90        .Branch(Branch),
91        .MemRead(MemRead),
92        .MemtoReg(MemtoReg),
93        .MemWrite(MemWrite),
94        .ALUSrc(ALUSrc),
95        .ALUOp(ALUOp),
96        .PC_Out_IR1(PC_Out_IR1),

```

```

48 Inst_parser IP(
49     .instruction(Instruction_IR1),
50     .opcode(opcode),
51     .funct7(funct7),
52     .rs1(rs1),
53     .rs2(rs2),
54     .rd(rd),
55     .funct3(funct3)
56 );
57
58 registerFile RF(
59     .data(mmuOut2),
60     .rs1(rs1),
61     .rs2(rs2),
62     .rd(instb_IR4),
63     .regWrite(RegWrite_IR4),
64     .clk(clk),
65     .reset(reset),
66     .readData1(readData1),
67     .readData2(readData2)
68 );
69
70 Imm_data_extractor IDE(
71     .instruction(Instruction_IR1),
72     .imm_data(imm_data)
73 );
74
75 Control_Unit CU(
76     .Opcode(opcode),
77     .ALUOp(ALUOp),
78     .Branch(Branch),
79     .MemRead(MemRead),
80     .MemtoReg(MemtoReg),
81     .MemWrite(MemWrite),
82     .ALUSrc(ALUSrc),
83     .RegWrite(RegWrite)
84 );
85
86 IR2 R2(
87     .clk(clk),
88     .reset(reset),
89     .RegWrite(RegWrite),
90     .Branch(Branch),
91     .MemRead(MemRead),
92     .MemtoReg(MemtoReg),
93     .MemWrite(MemWrite),
94     .ALUSrc(ALUSrc),
95     .ALUOp(ALUOp),
96     .PC_Out_IR1(PC_Out_IR1),

```

```

89     .RegWrite (RegWrite),
90     .Branch (Branch),
91     .MemRead (MemRead),
92     .MemtoReg (MemtoReg),
93     .MemWrite (MemWrite),
94     .ALUSrc (ALUSrc),
95     .ALUOp (ALUOp),
96     .PC_Out_IR1 (PC_Out_IR1),
97     .readData1 (readData1),
98     .readData2 (readData2),
99     .imm_data (imm_data),
100    .insta_IR1 ((Instruction_IR1[30], Instruction_IR1[14:12])),
101    .instb_IR1 (rd),
102    .RegWrite_IR2 (RegWrite_IR2),
103    .Branch_IR2 (Branch_IR2),
104    .MemRead_IR2 (MemRead_IR2),
105    .MemtoReg_IR2 (MemtoReg_IR2),
106    .MemWrite_IR2 (MemWrite_IR2),
107    .ALUSrc_IR2 (ALUSrc_IR2),
108    .ALUOp_IR2 (ALUOp_IR2),
109    .PC_Out_IR2 (PC_Out_IR2),
110    .readData1_IR2 (readData1_IR2),
111    .readData2_IR2 (readData2_IR2),
112    .imm_data_IR2 (imm_data_IR2),
113    .insta_IR2 (insta_IR2),
114    .instb_IR2 (instb_IR2)
115  );
116
117  ALU_64_bit ALU(
118    .a (readData1_IR2),
119    .b (muxOut1),
120    .ALUOp (Operation),
121    .Result (Result),
122    .zero (zero)
123  );
124
125  bgt bgt1(
126    .a (readData1_IR2),
127    .b (muxOut1),
128    .funct3 (funct3),
129    .g (g)
130  );
131
132  ALU_Control ALU_C(
133    .ALUOp (ALUOp_IR2),
134    .Funct (insta_IR2),
135    .Operation (Operation)
136  );
137

```

```

138  Adder add2(
139    .a (PC_Out_IR2),
140    .b (imm_data_IR2<<1),
141    .out (out2)
142  );
143
144  mux_64 mux1(
145    .a (readData2_IR2),
146    .b (imm_data_IR2),
147    .sel (ALUSrc_IR2),
148    .dataout (muxOut1)
149  );
150
151  IR3 R3(
152    .clk (clk),
153    .reset (reset),
154    .RegWrite_IR2 (RegWrite_IR2),
155    .MemtoReg_IR2 (MemtoReg_IR2),
156    .Branch_IR2 (Branch_IR2),
157    .MemRead_IR2 (MemRead_IR2),
158    .MemWrite_IR2 (MemWrite_IR2),
159    .out (out2),
160    .zero (g),
161    .Result (Result),
162    .readData2_IR2 (readData2_IR2),
163    .instb_IR2 (instb_IR2),
164    .RegWrite_IR3 (RegWrite_IR3),
165    .MemtoReg_IR3 (MemtoReg_IR3),
166    .Branch_IR3 (Branch_IR3),
167    .MemRead_IR3 (MemRead_IR3),
168    .MemWrite_IR3 (MemWrite_IR3),
169    .out_IR3 (out_IR3),
170    .zero_IR3 (zero_IR3),
171    .Result_IR3 (Result_IR3),
172    .readData2_IR3 (readData2_IR3),
173    .instb_IR3 (instb_IR3)
174  );
175
176  Data_Memory IM(
177    .Mem_Addr (Result_IR3),
178    .Write_Data (readData2_IR3),
179    .clk (clk),
180    .MemWrite (MemWrite_IR3),
181    .MemRead (MemRead_IR3),
182    .Read_Data (Read_Data)
183  );

```

```

184
185     IR4 R4(
186         .clk(clk),
187         .reset(reset),
188         .RegWrite_IR3(RegWrite_IR3),
189         .MementoReg_IR3(MementoReg_IR3),
190         .Read_Data(Read_Data),
191         .Mem_Addr(Result_IR3),
192         .instb_IR3(instb_IR3),
193         .RegWrite_IR4(RegWrite_IR4),
194         .MementoReg_IR4(MementoReg_IR4),
195         .Read_Data_IR4(Read_Data_IR4),
196         .Mem_Addr_IR4(Mem_Addr_IR4),
197         .instb_IR4(instb_IR4)
198     );
199
200     mux_64 mux2(
201         .a(Mem_Addr_IR4),
202         .b(Read_Data_IR4),
203         .sel(MementoReg_IR4),
204         .dataout(muxOut2)
205     );
206
207     endmodule

```

Test bench:

```

1  module tb(
2  );
3
4      reg clk, reset;
5
6      pipeline_RISCV riscv(
7          .clk(clk),
8          .reset(reset)
9      );
10
11     initial
12     begin
13         reset = 1'b1;
14         clk = 1'b1;
15         #7 reset = 1'b0;
16     end
17
18     always
19     #10 clk = ~clk;
20
21     endmodule

```

Run.do:

```

1  vlog tb.v pipeline_RISCV.v PC.v Instruction_Memory.v registerFile.v Control_Unit.v ALU_64_bit.v Data_Memory.v Imm_data_extractor.v ALU_Control.v Adder.v mux_64.v IR1.v IR2.v IR3.v IR4.v I
2
3  vsim -novopt work.tb
4
5  view wave
6
7  $add wave -r /*
8
9  run 300ns

```

Implementation:

We had first developed a single cycle RISC V processor in our lab 11. We achieved that by combining all the modules we had been working on throughout this semester. Then we further built on it to develop a 5-stage pipeline RISC V processor which can execute bubble sort. We created a separate module called bgt which would perform functionalities such as branch on greater than and equal to (bge) and branch on less than (blt). The module has a single output (g) which is high when it should branch that is when $((a \geq b \ \& \ \text{instruction is bge}) \mid (a < b \ \& \ \text{instruction is blt}) \mid (a = b \ \& \ \text{instruction is beq}))$ otherwise, it will give zero which means the program won't branch. Moreover, we then introduced pipeline registers in between different stages to develop a 5-stage processor. We created individual modules for each of the intermediate register. We then made the connections as shown in fig. 4.49.

Improvement needed:

We still have to perform task 3 that is to detect and handle hazards.