# Microprocessor - Overview

Microprocessor is a controlling unit of a micro-computer, fabricated on a small chip capable of performing ALU (Arithmetic Logical Unit) operations and communicating with the other devices connected to it.

Microprocessor consists of an ALU, register array, and a control unit. ALU performs arithmetical and logical operations on the data received from the memory or an input device. Register array consists of registers identified by letters like B, C, D, E, H, L and accumulator. The control unit controls the flow of data and instructions within the computer.

Block Diagram of a Basic Microcomputer

# How does a Microprocessor Work?

The microprocessor follows a sequence: Fetch, Decode, and then Execute.

Initially, the instructions are stored in the memory in a sequential order. The microprocessor fetches those instructions from the memory, then decodes it and executes those instructions till STOP instruction is reached. Later, it sends the result in binary to the output port. Between these processes, the register stores the temporarily data and ALU performs the computing functions.

# List of Terms Used in a Microprocessor

Here is a list of some of the frequently used terms in a microprocessor -

- **Instruction Set** It is the set of instructions that the microprocessor can understand.
- **Bandwidth** It is the number of bits processed in a single instruction.
- Clock Speed It determines the number of operations per second the processor can perform. It is expressed in megahertz (MHz) or gigahertz (GHz). It is also known as Clock Rate.
- **Word Length** It depends upon the width of internal data bus, registers, ALU, etc. An 8-bit microprocessor can process 8-bit data at a time. The word length ranges from 4 bits to 64 bits depending upon the type of the microcomputer.
- Data Types The microprocessor has multiple data type formats like binary, BCD, ASCII, signed and unsigned numbers.

# Features of a Microprocessor

Here is a list of some of the most prominent features of any microprocessor -

 Cost-effective – The microprocessor chips are available at low prices and results its low cost.

- **Size** The microprocessor is of small size chip, hence is portable.
- Low Power Consumption Microprocessors are manufactured by using metaloxide semiconductor technology, which has low power consumption.
- Versatility The microprocessors are versatile as we can use the same chip in a number of applications by configuring the software program.
- Reliability The failure rate of an IC in microprocessors is very low, hence it is reliable.

# Microprocessor - 8086 Overview

8086 Microprocessor is an enhanced version of 8085Microprocessor that was designed by Intel in 1976. It is a 16-bit Microprocessor having 20 address lines and16 data lines that provides up to 1MB storage. It consists of powerful instruction set, which provides operations like multiplication and division easily.

It supports two modes of operation, i.e. Maximum mode and Minimum mode. Maximum mode is suitable for system having multiple processors and Minimum mode is suitable for system having a single processor.

#### Features of 8086

The most prominent features of a 8086 microprocessor are as follows -

- It has an instruction queue, which is capable of storing six instruction bytes from the memory resulting in faster processing.
- It was the first 16-bit processor having 16-bit ALU, 16-bit registers, internal data bus, and 16-bit external data bus resulting in faster processing.
- It is available in 3 versions based on the frequency of operation
  - $\circ$  8086  $\rightarrow$  5MHz
  - $\circ$  8086-2  $\rightarrow$  8MHz
  - $\circ$  (c)8086-1  $\to$  10 MHz
- It uses two stages of pipelining, i.e. Fetch Stage and Execute Stage, which improves performance.
- Fetch stage can prefetch up to 6 bytes of instructions and stores them in the queue.
- Execute stage executes these instructions.
- It has 256 vectored interrupts.
- It consists of 29,000 transistors.

# Comparison between 8085 & 8086 Microprocessor

- **Size** 8085 is 8-bit microprocessor, whereas 8086 is 16-bit microprocessor.
- Address Bus 8085 has 16-bit address bus while 8086 has 20-bit address bus.
- Memory 8085 can access up to 64Kb, whereas 8086 can access up to 1 Mb of memory.

- Instruction 8085 doesn't have an instruction queue, whereas 8086 has an instruction queue.
- **Pipelining** 8085 doesn't support a pipelined architecture while 8086 supports a pipelined architecture.
- **I/O** 8085 can address 2^8 = 256 I/O's, whereas 8086 can access 2^16 = 65,536 I/O's.
- Cost The cost of 8085 is low whereas that of 8086 is high.

#### Architecture of 8086

The following diagram depicts the architecture of a 8086 Microprocessor -

# Microprocessor - 8086 Functional Units

8086 Microprocessor is divided into two functional units, i.e., **EU** (Execution Unit) and **BIU** (Bus Interface Unit).

# **EU** (Execution Unit)

Execution unit gives instructions to BIU stating from where to fetch the data and then decode and execute those instructions. Its function is to control operations on data using the instruction decoder & ALU. EU has no direct connection with system buses as shown in the above figure, it performs operations over data through BIU.

Let us now discuss the functional parts of 8086 microprocessors.

#### Al U

It handles all arithmetic and logical operations, like +, -, ×, /, OR, AND, NOT operations.

# Flag Register

It is a 16-bit register that behaves like a flip-flop, i.e. it changes its status according to the result stored in the accumulator. It has 9 flags and they are divided into 2 groups – Conditional Flags and Control Flags.

# **Conditional Flags**

It represents the result of the last arithmetic or logical instruction executed. Following is the list of conditional flags –

- Carry flag This flag indicates an overflow condition for arithmetic operations.
- Auxiliary flag When an operation is performed at ALU, it results in a carry/barrow from lower nibble (i.e. D0 D3) to upper nibble (i.e. D4 D7), then this flag is set, i.e. carry given by D3 bit to D4 is AF flag. The processor uses this flag to perform binary to BCD conversion.

- Parity flag This flag is used to indicate the parity of the result, i.e. when the lower order 8-bits of the result contains even number of 1's, then the Parity Flag is set. For odd number of 1's, the Parity Flag is reset.
- **Zero flag** This flag is set to 1 when the result of arithmetic or logical operation is zero else it is set to 0.
- **Sign flag** This flag holds the sign of the result, i.e. when the result of the operation is negative, then the sign flag is set to 1 else set to 0.
- Overflow flag This flag represents the result when the system capacity is exceeded.

# **Control Flags**

Control flags controls the operations of the execution unit. Following is the list of control flags –

- Trap flag It is used for single step control and allows the user to execute one
  instruction at a time for debugging. If it is set, then the program can be run in a
  single step mode.
- Interrupt flag It is an interrupt enable/disable flag, i.e. used to allow/prohibit the interruption of a program. It is set to 1 for interrupt enabled condition and set to 0 for interrupt disabled condition.
- Direction flag It is used in string operation. As the name suggests when it is set then string bytes are accessed from the higher memory address to the lower memory address and vice-a-versa.

# General purpose register

There are 8 general purpose registers, i.e., AH, AL, BH, BL, CH, CL, DH, and DL. These registers can be used individually to store 8-bit data and can be used in pairs to store 16bit data. The valid register pairs are AH and AL, BH and BL, CH and CL, and DH and DL. It is referred to the AX, BX, CX, and DX respectively.

- **AX register** It is also known as accumulator register. It is used to store operands for arithmetic operations.
- **BX register** It is used as a base register. It is used to store the starting base address of the memory area within the data segment.
- **CX register** It is referred to as counter. It is used in loop instruction to store the loop counter.
- **DX register** This register is used to hold I/O port address for I/O instruction.

# Stack pointer register

It is a 16-bit register, which holds the address from the start of the segment to the memory location, where a word was most recently stored on the stack.

# BIU (Bus Interface Unit)

BIU takes care of all data and addresses transfers on the buses for the EU like sending addresses, fetching instructions from the memory, reading data from the ports and the memory as well as writing data to the ports and the memory. EU has no direction

connection with System Buses so this is possible with the BIU. EU and BIU are connected with the Internal Bus.

It has the following functional parts -

- Instruction queue BIU contains the instruction queue. BIU gets upto 6 bytes of next instructions and stores them in the instruction queue. When EU executes instructions and is ready for its next instruction, then it simply reads the instruction from this instruction queue resulting in increased execution speed.
- Fetching the next instruction while the current instruction executes is called pipelining.
- Segment register BIU has 4 segment buses, i.e. CS, DS, SS& ES. It holds the
  addresses of instructions and data in memory, which are used by the processor
  to access memory locations. It also contains 1 pointer register IP, which holds the
  address of the next instruction to executed by the EU.
  - CS It stands for Code Segment. It is used for addressing a memory location in the code segment of the memory, where the executable program is stored.
  - DS It stands for Data Segment. It consists of data used by the program andis accessed in the data segment by an offset address or the content of other register that holds the offset address.
  - SS It stands for Stack Segment. It handles memory to store data and addresses during execution.
  - ES It stands for Extra Segment. ES is additional data segment, which is used by the string to hold the extra destination data.
- Instruction pointer It is a 16-bit register used to hold the address of the next instruction to be executed.

# Microprocessor - 8086 Pin Configuration

8086 was the first 16-bit microprocessor available in 40-pin DIP (Dual Inline Package) chip. Let us now discuss in detail the pin configuration of a 8086 Microprocessor.

# 8086 Pin Diagram

Here is the pin diagram of 8086 microprocessor -

Let us now discuss the signals in detail -

#### Power supply and frequency signals

It uses 5V DC supply at V<sub>cc</sub> pin 40, and uses ground at V<sub>ss</sub> pin 1 and 20 for its operation.

#### Clock signal

Clock signal is provided through Pin-19. It provides timing to the processor for operations. Its frequency is different for different versions, i.e. 5MHz, 8MHz and 10MHz.

#### Address/data bus

AD0-AD15. These are 16 address/data bus. AD0-AD7 carries low order byte data and AD8AD15 carries higher order byte data. During the first clock cycle, it carries 16-bit address and after that it carries 16-bit data.

#### Address/status bus

A16-A19/S3-S6. These are the 4 address/status buses. During the first clock cycle, it carries 4-bit address and later it carries status signals.

#### S7/BHE

BHE stands for Bus High Enable. It is available at pin 34 and used to indicate the transfer of data using data bus D8-D15. This signal is low during the first clock cycle, thereafter it is active.

#### Read(\$\overline{RD}\$)

It is available at pin 32 and is used to read signal for Read operation.

#### Ready

It is available at pin 22. It is an acknowledgement signal from I/O devices that data is transferred. It is an active high signal. When it is high, it indicates that the device is ready to transfer data. When it is low, it indicates wait state.

#### **RESET**

It is available at pin 21 and is used to restart the execution. It causes the processor to immediately terminate its present activity. This signal is active high for the first 4 clock cycles to RESET the microprocessor.

#### INTR

It is available at pin 18. It is an interrupt request signal, which is sampled during the last clock cycle of each instruction to determine if the processor considered this as an interrupt or not.

#### NMI

It stands for non-maskable interrupt and is available at pin 17. It is an edge triggered input, which causes an interrupt request to the microprocessor.

#### \$\overline{TEST}\$

This signal is like wait state and is available at pin 23. When this signal is high, then the processor has to wait for IDLE state, else the execution continues.

#### MN/\$\overline{MX}\$

It stands for Minimum/Maximum and is available at pin 33. It indicates what mode the processor is to operate in; when it is high, it works in the minimum mode and vice-aversa.

#### INTA

It is an interrupt acknowledgement signal and id available at pin 24. When the microprocessor receives this signal, it acknowledges the interrupt.

#### **ALE**

It stands for address enable latch and is available at pin 25. A positive pulse is generated each time the processor begins any operation. This signal indicates the availability of a valid address on the address/data lines.

#### DEN

It stands for Data Enable and is available at pin 26. It is used to enable Transreceiver 8286. The transreceiver is a device used to separate data from the address/data bus.

#### DT/R

It stands for Data Transmit/Receive signal and is available at pin 27. It decides the direction of data flow through the transreceiver. When it is high, data is transmitted out and vice-a-versa.

#### M/IO

This signal is used to distinguish between memory and I/O operations. When it is high, it indicates I/O operation and when it is low indicates the memory operation. It is available at pin 28.

#### WR

It stands for write signal and is available at pin 29. It is used to write the data into the memory or the output device depending on the status of M/IO signal.

#### **HLDA**

It stands for Hold Acknowledgement signal and is available at pin 30. This signal acknowledges the HOLD signal.

#### **HOLD**

This signal indicates to the processor that external devices are requesting to access the address/data buses. It is available at pin 31.

#### QS₁ and QS₀

These are queue status signals and are available at pin 24 and 25. These signals provide the status of instruction queue. Their conditions are shown in the following table

QS₀	QS <sub>1</sub>	Status
0	0	No operation
0	1	First byte of opcode from the queue
1	0	Empty the queue

1	1	Subsequent byte from the queue
---	---	--------------------------------

#### S<sub>0</sub>, S<sub>1</sub>, S<sub>2</sub>

These are the status signals that provide the status of operation, which is used by the Bus Controller 8288 to generate memory & I/O control signals. These are available at pin 26, 27, and 28. Following is the table showing their status –

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Status
0	0	0	Interrupt acknowledgement
0	0	1	I/O Read
0	1	0	I/O Write
0	1	1	Halt
1	0	0	Opcode fetch
1	0	1	Memory read
1	1	0	Memory write
1	1	1	Passive

#### LOCK

When this signal is active, it indicates to the other processors not to ask the CPU to leave the system bus. It is activated using the LOCK prefix on any instruction and is available at pin 29.

#### RQ/GT<sub>1</sub> and RQ/GT<sub>0</sub>

These are the Request/Grant signals used by the other processors requesting the CPU to release the system bus. When the signal is received by CPU, then it sends acknowledgment. RQ/GT<sub>0</sub> has a higher priority than RQ/GT<sub>1</sub>.

# Microprocessor - 8086 Instruction Sets

The 8086 microprocessor supports 8 types of instructions –

- Data Transfer Instructions
- Arithmetic Instructions
- Bit Manipulation Instructions
- String Instructions
- Program Execution Transfer Instructions (Branch & Loop Instructions)
- Processor Control Instructions

- Iteration Control Instructions
- Interrupt Instructions

Let us now discuss these instruction sets in detail.

#### **Data Transfer Instructions**

These instructions are used to transfer the data from the source operand to the destination operand. Following are the list of instructions under this group –

#### Instruction to transfer a word

- MOV Used to copy the byte or word from the provided source to the provided destination.
- PPUSH Used to put a word at the top of the stack.
- **POP** Used to get a word from the top of the stack to the provided location.
- PUSHA Used to put all the registers into the stack.
- POPA Used to get words from the stack to all registers.
- XCHG Used to exchange the data from two locations.
- **XLAT** Used to translate a byte in AL using a table in the memory.

#### Instructions for input and output port transfer

- **IN** Used to read a byte or word from the provided port to the accumulator.
- OUT Used to send out a byte or word from the accumulator to the provided port.

#### Instructions to transfer the address

- LEA Used to load the address of operand into the provided register.
- LDS Used to load DS register and other provided register from the memory
- LES Used to load ES register and other provided register from the memory.

### Instructions to transfer flag registers

- LAHF Used to load AH with the low byte of the flag register.
- **SAHF** Used to store AH register to low byte of the flag register.
- **PUSHF** Used to copy the flag register at the top of the stack.
- POPF Used to copy a word at the top of the stack to the flag register.

# **Arithmetic Instructions**

These instructions are used to perform arithmetic operations like addition, subtraction, multiplication, division, etc.

Following is the list of instructions under this group -

# Instructions to perform addition

- ADD Used to add the provided byte to byte/word to word.
- ADC Used to add with carry.
- INC Used to increment the provided byte/word by 1.
- AAA Used to adjust ASCII after addition.
- **DAA** Used to adjust the decimal after the addition/subtraction operation.

### Instructions to perform subtraction

- **SUB** Used to subtract the byte from byte/word from word.
- SBB Used to perform subtraction with borrow.
- DEC Used to decrement the provided byte/word by 1.
- NPG Used to negate each bit of the provided byte/word and add 1/2's complement.
- **CMP** Used to compare 2 provided byte/word.
- AAS Used to adjust ASCII codes after subtraction.
- DAS Used to adjust decimal after subtraction.

### Instruction to perform multiplication

- MUL Used to multiply unsigned byte by byte/word by word.
- IMUL Used to multiply signed byte by byte/word by word.
- AAM Used to adjust ASCII codes after multiplication.

#### Instructions to perform division

- **DIV** Used to divide the unsigned word by byte or unsigned double word by word.
- IDIV Used to divide the signed word by byte or signed double word by word.
- AAD Used to adjust ASCII codes after division.
- **CBW** Used to fill the upper byte of the word with the copies of sign bit of the lower byte.
- CWD Used to fill the upper word of the double word with the sign bit of the lower word.

# Bit Manipulation Instructions

These instructions are used to perform operations where data bits are involved, i.e. operations like logical, shift, etc.

Following is the list of instructions under this group -

# Instructions to perform logical operation

- NOT Used to invert each bit of a byte or word.
- AND Used for adding each bit in a byte/word with the corresponding bit in another byte/word.
- OR Used to multiply each bit in a byte/word with the corresponding bit in another byte/word.
- **XOR** Used to perform Exclusive-OR operation over each bit in a byte/word with the corresponding bit in another byte/word.
- **TEST** Used to add operands to update flags, without affecting operands.

# Instructions to perform shift operations

- SHL/SAL Used to shift bits of a byte/word towards left and put zero(S) in LSBs.
- SHR Used to shift bits of a byte/word towards the right and put zero(S) in MSBs.
- SAR Used to shift bits of a byte/word towards the right and copy the old MSB into the new MSB.

# Instructions to perform rotate operations

- ROL Used to rotate bits of byte/word towards the left, i.e. MSB to LSB and to Carry Flag [CF].
- ROR Used to rotate bits of byte/word towards the right, i.e. LSB to MSB and to Carry Flag [CF].
- RCR Used to rotate bits of byte/word towards the right, i.e. LSB to CF and CF to MSB.
- RCL Used to rotate bits of byte/word towards the left, i.e. MSB to CF and CF to LSB.

# String Instructions

String is a group of bytes/words and their memory is always allocated in a sequential order.

Following is the list of instructions under this group -

- **REP** Used to repeat the given instruction till CX ≠ 0.
- REPE/REPZ Used to repeat the given instruction until CX = 0 or zero flag ZF =
- REPNE/REPNZ Used to repeat the given instruction until CX = 0 or zero flag ZF = 1.
- MOVS/MOVSB/MOVSW Used to move the byte/word from one string to another.
- COMS/COMPSB/COMPSW Used to compare two string bytes/words.
- **INS/INSB/INSW** Used as an input string/byte/word from the I/O port to the provided memory location.
- **OUTS/OUTSB/OUTSW** Used as an output string/byte/word from the provided memory location to the I/O port.
- SCAS/SCASB/SCASW Used to scan a string and compare its byte with a byte in AL or string word with a word in AX.
- LODS/LODSB/LODSW Used to store the string byte into AL or string word into AX.

# Program Execution Transfer Instructions (Branch and Loop Instructions)

These instructions are used to transfer/branch the instructions during an execution. It includes the following instructions –

Instructions to transfer the instruction during an execution without any condition -

- CALL Used to call a procedure and save their return address to the stack.
- **RET** Used to return from the procedure to the main program.
- **JMP** Used to jump to the provided address to proceed to the next instruction.

Instructions to transfer the instruction during an execution with some conditions -

JA/JNBE – Used to jump if above/not below/equal instruction satisfies.

- JAE/JNB Used to jump if above/not below instruction satisfies.
- JBE/JNA Used to jump if below/equal/ not above instruction satisfies.
- JC Used to jump if carry flag CF = 1
- JE/JZ Used to jump if equal/zero flag ZF = 1
- **JG/JNLE** Used to jump if greater/not less than/equal instruction satisfies.
- **JGE/JNL** Used to jump if greater than/equal/not less than instruction satisfies.
- JL/JNGE Used to jump if less than/not greater than/equal instruction satisfies.
- JLE/JNG Used to jump if less than/equal/if not greater than instruction satisfies.
- **JNC** Used to jump if no carry flag (CF = 0)
- JNE/JNZ Used to jump if not equal/zero flag ZF = 0
- JNO Used to jump if no overflow flag OF = 0
- **JNP/JPO** Used to jump if not parity/parity odd PF = 0
- JNS Used to jump if not sign SF = 0
- JO Used to jump if overflow flag OF = 1
- **JP/JPE** Used to jump if parity/parity even PF = 1
- JS Used to jump if sign flag SF = 1

#### **Processor Control Instructions**

These instructions are used to control the processor action by setting/resetting the flag values.

Following are the instructions under this group -

- STC Used to set carry flag CF to 1
- CLC Used to clear/reset carry flag CF to 0
- CMC Used to put complement at the state of carry flag CF.
- STD Used to set the direction flag DF to 1
- CLD Used to clear/reset the direction flag DF to 0
- STI Used to set the interrupt enable flag to 1, i.e., enable INTR input.
- **CLI** Used to clear the interrupt enable flag to 0, i.e., disable INTR input.

### **Iteration Control Instructions**

These instructions are used to execute the given instructions for number of times. Following is the list of instructions under this group –

- LOOP Used to loop a group of instructions until the condition satisfies, i.e., CX
   = 0
- LOOPE/LOOPZ Used to loop a group of instructions till it satisfies ZF = 1 & CX
   = 0
- LOOPNE/LOOPNZ Used to loop a group of instructions till it satisfies ZF = 0 & CX = 0
- JCXZ Used to jump to the provided address if CX = 0

# **Interrupt Instructions**

These instructions are used to call the interrupt during program execution.

- **INT** Used to interrupt the program during execution and calling service specified.
- INTO Used to interrupt the program during execution if OF = 1
- IRET Used to return from interrupt service to the main program

# Microprocessor - 8086 Addressing Modes

The different ways in which a source operand is denoted in an instruction is known as **addressing modes**. There are 8 different addressing modes in 8086 programming –

# Immediate addressing mode

The addressing mode in which the data operand is a part of the instruction itself is known as immediate addressing mode.

### Example

MOV CX, 4929 H, ADD AX, 2387 H, MOV AL, FFH

# Register addressing mode

It means that the register is the source of an operand for an instruction.

# Example

MOV CX, AX; copies the contents of the 16-bit AX register into; the 16-bit CX register), ADD BX, AX

# Direct addressing mode

The addressing mode in which the effective address of the memory location is written directly in the instruction.

# Example

MOV AX, [1592H], MOV AL, [0300H]

# Register indirect addressing mode

This addressing mode allows data to be addressed at any memory location through an offset address held in any of the following registers: BP, BX, DI & SI.

# Example

MOV AX, [BX]; Suppose the register BX contains 4895H, then the contents

; 4895H are moved to AX ADD CX, {BX}

# Based addressing mode

In this addressing mode, the offset address of the operand is given by the sum of contents of the BX/BP registers and 8-bit/16-bit displacement.

### Example

MOV DX, [BX+04], ADD CL, [BX+08]

# Indexed addressing mode

In this addressing mode, the operands offset address is found by adding the contents of SI or DI register and 8-bit/16-bit displacements.

# Example

MOV BX, [SI+16], ADD AL, [DI+16]

# Based-index addressing mode

In this addressing mode, the offset address of the operand is computed by summing the base register to the contents of an Index register.

# Example

ADD CX, [AX+SI], MOV AX, [AX+DI]

# Based indexed with displacement mode

In this addressing mode, the operands offset is computed by adding the base register contents. An Index registers contents and 8 or 16-bit displacement.

# Example

MOV AX, [BX+DI+08], ADD CX, [BX+SI+16]

# Microprocessor - 8257 DMA Controller

DMA stands for Direct Memory Access. It is designed by Intel to transfer data at the fastest rate. It allows the device to transfer the data directly to/from memory without any interference of the CPU.

Using a DMA controller, the device requests the CPU to hold its data, address and control bus, so the device is free to transfer data directly to/from the memory. The DMA data transfer is initiated only after receiving HLDA signal from the CPU.

# How DMA Operations are Performed?

Following is the sequence of operations performed by a DMA -

- Initially, when any device has to send data between the device and the memory, the device has to send DMA request (DRQ) to DMA controller.
- The DMA controller sends Hold request (HRQ) to the CPU and waits for the CPU to assert the HLDA.
- Then the microprocessor tri-states all the data bus, address bus, and control bus.
   The CPU leaves the control over bus and acknowledges the HOLD request through HLDA signal.
- Now the CPU is in HOLD state and the DMA controller has to manage the operations over buses between the CPU, memory, and I/O devices.

### Features of 8257

Here is a list of some of the prominent features of 8257 -

- It has four channels which can be used over four I/O devices.
- Each channel has 16-bit address and 14-bit counter.
- Each channel can transfer data up to 64kb.
- Each channel can be programmed independently.
- Each channel can perform read transfer, write transfer and verify transfer operations.
- It generates MARK signal to the peripheral device that 128 bytes have been transferred.
- It requires a single phase clock.
- Its frequency ranges from 250Hz to 3MHz.
- It operates in 2 modes, i.e., Master mode and Slave mode.

# 8257 Architecture

The following image shows the architecture of 8257 -

# 8257 Pin Description

The following image shows the pin diagram of a 8257 DMA controller -

#### DRQ<sub>0</sub>-DRQ3

These are the four individual channel DMA request inputs, which are used by the peripheral devices for using DMA services. When the fixed priority mode is selected, then DRQ<sub>0</sub> has the highest priority and DRQ<sub>3</sub> has the lowest priority among them.

#### DACK<sub>0</sub> - DACK<sub>3</sub>

These are the active-low DMA acknowledge lines, which updates the requesting peripheral about the status of their request by the CPU. These lines can also act as strobe lines for the requesting devices.

$$D_0 - D_7$$

These are bidirectional, data lines which are used to interface the system bus with the internal data bus of DMA controller. In the Slave mode, it carries command words to 8257 and status word from 8257. In the master mode, these lines are used to send higher byte of the generated address to the latch. This address is further latched using ADSTB signal.

#### **IOR**

It is an active-low bidirectional tri-state input line, which is used by the CPU to read internal registers of 8257 in the Slave mode. In the master mode, it is used to read data from the peripheral devices during a memory write cycle.

#### IOW

It is an active low bi-direction tri-state line, which is used to load the contents of the data bus to the 8-bit mode register or upper/lower byte of a 16-bit DMA address register or terminal count register. In the master mode, it is used to load the data to the peripheral devices during DMA memory read cycle.

#### CLK

It is a clock frequency signal which is required for the internal operation of 8257.

#### RESET

This signal is used to RESET the DMA controller by disabling all the DMA channels.

#### $A_0 - A_3$

These are the four least significant address lines. In the slave mode, they act as an input, which selects one of the registers to be read or written. In the master mode, they are the four least significant memory address output lines generated by 8257.

#### CS

It is an active-low chip select line. In the Slave mode, it enables the read/write operations to/from 8257. In the master mode, it disables the read/write operations to/from 8257

#### $A_4 - A_7$

These are the higher nibble of the lower byte address generated by DMA in the master mode.

#### READY

It is an active-high asynchronous input signal, which makes DMA ready by inserting wait states.

#### HRQ

This signal is used to receive the hold request signal from the output device. In the slave mode, it is connected with a DRQ input line 8257. In Master mode, it is connected with HOLD input of the CPU.

#### **HLDA**

It is the hold acknowledgement signal which indicates the DMA controller that the bus has been granted to the requesting peripheral by the CPU when it is set to 1.

#### **MEMR**

It is the low memory read signal, which is used to read the data from the addressed memory locations during DMA read cycles.

#### MEMW

It is the active-low three state signal which is used to write the data to the addressed memory location during DMA write operation.

#### **ADST**

This signal is used to convert the higher byte of the memory address generated by the DMA controller into the latches.

#### **AEN**

This signal is used to disable the address bus/data bus.

#### TC

It stands for 'Terminal Count', which indicates the present DMA cycle to the present peripheral devices.

#### MARK

The mark will be activated after each 128 cycles or integral multiples of it from the beginning. It indicates the current DMA cycle is the 128th cycle since the previous MARK output to the selected peripheral device.

 $V_{cc}$ 

It is the power signal which is required for the operation of the circuit.

# Intel 8253 - Programmable Interval Timer

The Intel 8253 and 8254 are Programmable Interval Timers (PTIs) designed for microprocessors to perform timing and counting functions using three 16-bit registers. Each counter has 2 input pins, i.e. Clock & Gate, and 1 pin for "OUT" output. To operate a counter, a 16-bit count is loaded in its register. On command, it begins to decrement the count until it reaches 0, then it generates a pulse that can be used to interrupt the CPU.

### Difference between 8253 and 8254

The following table differentiates the features of 8253 and 8254 -

8253	8254
Its operating frequency is 0 - 2.6 MHz	Its operating frequency is 0 - 10 MHz
It uses N-MOS technology	It uses H-MOS technology
Read-Back command is not available	Read-Back command is available
Reads and writes of the same counter cannot be interleaved.	Reads and writes of the same counter can be interleaved.

# Features of 8253 / 54

The most prominent features of 8253/54 are as follows -

- It has three independent 16-bit down counters.
- It can handle inputs from DC to 10 MHz.
- These three counters can be programmed for either binary or BCD count.
- It is compatible with almost all microprocessors.
- 8254 has a powerful command called READ BACK command, which allows the user to check the count value, the programmed mode, the current mode, and the current status of the counter.

# 8254 Architecture

The architecture of 8254 looks as follows -

# 8254 Pin Description

Here is the pin diagram of 8254 -

In the above figure, there are three counters, a data bus buffer, Read/Write control logic, and a control register. Each counter has two input signals - CLOCK & GATE, and one output signal - OUT.

#### **Data Bus Buffer**

It is a tri-state, bi-directional, 8-bit buffer, which is used to interface the 8253/54 to the system data bus. It has three basic functions –

- Programming the modes of 8253/54.
- Loading the count registers.
- · Reading the count values.

### Read/Write Logic

It includes 5 signals, i.e. RD, WR, CS, and the address lines  $A_0$  &  $A_1$ . In the peripheral I/O mode, the RD and WR signals are connected to IOR and IOW, respectively. In the memorymapped I/O mode, these are connected to MEMR and MEMW.

Address lines  $A_0$  &  $A_1$  of the CPU are connected to lines  $A_0$  and  $A_1$  of the 8253/54, and CS is tied to a decoded address. The control word register and counters are selected according to the signals on lines  $A_0$  &  $A_1$ .

<b>A</b> <sub>1</sub>	<b>A</b> <sub>0</sub>	Result
0	0	Counter 0
0	1	Counter 1
1	0	Counter 2
1	1	Control Word Register
X	X	No Selection

# **Control Word Register**

This register is accessed when lines  $A_0$  &  $A_1$  are at logic 1. It is used to write a command word, which specifies the counter to be used, its mode, and either a read or write operation. Following table shows the result for various control inputs.

<b>A</b> <sub>1</sub>	A <sub>0</sub>	RD	WR	cs	Result
0	0	1	0	0	Write Counter 0
0	1	1	0	0	Write Counter 1
1	0	1	0	0	Write Counter 2

1	1	1	0	0	Write Control Word
0	0	0	1	0	Read Counter 0
0	1	0	1	0	Read Counter 1
1	0	0	1	0	Read Counter 2
1	1	0	1	0	No operation
X	Х	1	1	0	No operation
X	X	X	X	1	No operation

#### Counters

Each counter consists of a single, 16 bit-down counter, which can be operated in either binary or BCD. Its input and output is configured by the selection of modes stored in the control word register. The programmer can read the contents of any of the three counters without disturbing the actual count in process.

# Intel 8253/54 - Operational Modes

8253/54 can be operated in 6 different modes. In this chapter, we will discuss these operational modes.

# Mode 0 — Interrupt on Terminal Count

- It is used to generate an interrupt to the microprocessor after a certain interval.
- Initially the output is low after the mode is set. The output remains LOW after the count value is loaded into the counter.
- The process of decrementing the counter continues till the terminal count is reached, i.e., the count become zero and the output goes HIGH and will remain high until it reloads a new count.
- The GATE signal is high for normal counting. When GATE goes low, counting is terminated and the current count is latched till the GATE goes high again.

# Mode 1 – Programmable One Shot

- It can be used as a mono stable multi-vibrator.
- The gate input is used as a trigger input in this mode.
- The output remains high until the count is loaded and a trigger is applied.

# Mode 2 – Rate Generator

• The output is normally high after initialization.

• Whenever the count becomes zero, another low pulse is generated at the output and the counter will be reloaded.

# Mode 3 – Square Wave Generator

• This mode is similar to Mode 2 except the output remains low for half of the timer period and high for the other half of the period.

# Mode 4 – Software Triggered Mode

- In this mode, the output will remain high until the timer has counted to zero, at which point the output will pulse low and then go high again.
- The count is latched when the GATE signal goes LOW.
- On the terminal count, the output goes low for one clock cycle then goes HIGH. This low pulse can be used as a strobe.

# Mode 5 – Hardware Triggered Mode

- This mode generates a strobe in response to an externally generated signal.
- This mode is similar to mode 4 except that the counting is initiated by a signal at the gate input, which means it is hardware triggered instead of software triggered.
- After it is initialized, the output goes high.
- When the terminal count is reached, the output goes low for one clock cycle.