


**Taught By:
Hemant
Pokhariya Sir**

**Prepared By:
Ayank Gupta**

MICROPROCESSORS \Rightarrow [μP]

\Rightarrow It is a CPU on a single chip.

(Central Processing Unit) 
(brain of computers)

Contains \Rightarrow (1) registers as internal memory.
(2) Control unit (CU)
↳ controls all peripherals
(3) Arithmetic & Logical Unit

* Microprocessor is a multipurpose programmable clock-driven semiconductor device.

\Rightarrow It takes I/O from I/O device in binary form and processes it according to given instruction and again produces O/P in binary form.

* Machine language \Rightarrow Binary language (0/1)

* Assembly language \Rightarrow Mnemonic language.



* High level language \Rightarrow (i) Programmers friendly language.
 (ii) Easy to understand.

* Low level language \Rightarrow (i) machine friendly
 (ii) Tough to understand.

- * VLSI chip is a massive integration.
 \Rightarrow It contains more than 10000 registers.
- # Microcomputer \Rightarrow It is a digital computer whose CPU is a microprocessor.

- * It can be represented with 4 components \Rightarrow

- (1) microprocessor
- (2) memory
- (3) input
- (4) output



- \Rightarrow these components will form a system with help of System Bus.

- * Arithmetic Logic Unit \Rightarrow In this area, various arithmetic operations (+ - * /) and logical operations (AND, OR, EX-OR) are performed.

- * Registers Array \Rightarrow It is used to store data temporarily during execution of a program and are accessible to users through instructions.

- This area is identified by letters such as $\beta, \gamma, \delta, \epsilon, \eta$ and λ .

- * Control Unit \Rightarrow It provides necessary timing and control signals to all operations in CPU.
- controls data flow b/w CPU and memory & peripheral.
- * Memory \Rightarrow ○ Primary memory \downarrow
 - (Code memory) \Leftarrow (1) ROM \Rightarrow Read only memory.
 - (Data memory) \Leftarrow (2) RAM \Rightarrow Random access memory
- * Input / Output \Rightarrow used to communicate with outside world.
 - devices are known as peripherals.
- * System Bus \Rightarrow It is a communication path b/w CPU and peripherals.
 - It is a group of conducting wires used to carry information (bits).
 - 3 types of bus \Rightarrow (1) Address Bus \Rightarrow (Unidirectional)
 - \Rightarrow It carries address only, from one point to other point.
 - \Rightarrow In 8085 \Rightarrow length is 16 bit.
 - (2) Data Bus \Rightarrow carries data (bidirectional)
 - \Rightarrow In 8085 \Rightarrow 8 bits
 - (3) Control Bus \Rightarrow used to generate timing / control signals
 - eg. \Rightarrow memory read / write.
 - i/o read / write.

① Analogy \Rightarrow Suppose a letter is to be delivered to H.No. 55, and the concerned person is called by ringing the bell of his house.

- * House No. 55 \Rightarrow ADDRESS BUS
- * Letter \Rightarrow DATA BUS
- * Ringing the bell \Rightarrow CONTROL BUS

** All registers are designed to work in 8 bits as length of data bus is 8-bits.

Differences b/w Microprocessors & Microcontrollers =

- (1) Microprocessor contains only CPU, whereas, controller contains a CPU, memory & I/O all integrated in one chip.
 - (2) ① Microprocessor \Rightarrow Heart of Computer system.
② Microcontroller \Rightarrow Heart of Embedded system.
 - (3) ① Microprocessor \Rightarrow used in personal computers.
② Microcontroller \Rightarrow used in embedded computers.
 - (4) ① Microprocessor \Rightarrow uses external buses to interface
② Microcontroller \Rightarrow uses an internal controlling bus.
 - (5) ① Microprocessor \Rightarrow based on Von Neumann model.
② Microcontroller \Rightarrow based on Harvard architecture.
- * Microprocessor (practically) cannot be used as single chip.

Programming Model of 8085 \Rightarrow

\Rightarrow Information needed to write an assembly language programme is called programming model.

Eg. \Rightarrow 2020: MVI A 25H \Rightarrow A = 25

(address) (instruction to move 25 to A)

- * It contains Registers, Address and Data bus.
- * 8085 has 8 bit bidirectional data bus and 16 bit unidirectional address bus.
- * Another function of Address bus \Rightarrow Determine Memory Capacity.
- * 8085 has 64 Kb memory capacity.
- *
$$2^{16} \Rightarrow \frac{2^6}{\boxed{64}} \times \frac{2^{10}}{\boxed{\text{Kb}}} \quad \left. \begin{array}{l} \text{Formula of Memory capacity} \\ \Rightarrow 2 \text{ to power of length of} \\ \text{address bus (AB).} \end{array} \right\}$$

Registers of 8085 \Rightarrow

- (1) General Purpose Registers \Rightarrow stores data temporarily.
 - * 6 registers to store 8 bit (DB) data.
 - * B, C, D, E, H, L
 - * To perform 16 bit operation \Rightarrow can be combined as register pairs.
 \Rightarrow BC, DE, HL

(2) Memory Registers \Rightarrow holds memory addresses [16 bit size]

* It is of 2 types \rightarrow

(a) Program Counter \Rightarrow holds the address of next instruction to be fetched.

* It is incremented by n if size of instruction is n bytes.

Eg. \Rightarrow $\left. \begin{array}{l} 2000 : \text{MVI A } 25H \\ 2002 : \text{MVI B } 30H \end{array} \right\}$ incremented by 2 as inst. size is 2 bytes.

(b) Stack Pointer \Rightarrow used as a memory pointer.

* points to read / write memory called stack.

* always incremented / dec. by 2 during push / pop.

(3) Specific Purpose Registers \Rightarrow

(a) Accumulator (ACC) \Rightarrow 8 bit register \Rightarrow Part of ALU.

* After performing arithmetical / logical operators, result is stored in accumulator.

* For 8085, ALU operation destination operand must be ACC.

(b) Flag registers (FR) \Rightarrow size: 8 bit

* It becomes set or reset depending upon condition of a result after any ALU operation.

① 5 main flags \Rightarrow

when value = 1 = set

value = 0 = reset

B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
S	Z	-	AC	-	P	-	CY

(A) Sign flag \Rightarrow After any operation, if MSB B(7) of the result is $\Rightarrow 1 \Rightarrow$ no. is negative and sign flag is set.

(SF) $\Rightarrow 0 \Rightarrow$ no. is positive and sign flag becomes reset.

① from 00H to 7F, sign flag is 0.

② from 80H to FF, sign flag is 1.

(B) Zero flag \Rightarrow After any operation, if result is 0 (00(H)), zero flag becomes set (1), otherwise reset (0). (ZF)

① at 00H \Rightarrow zero flag is 1 (result is 0)

② from 01H to FFH \Rightarrow zero flag is 0 (result is non-zero).

* Useful in loops when writing in Assembly code.

(C) Auxiliary Carry flag \Rightarrow used in BCD no. system (0-9).

* Only flag NOT ACCESSIBLE to programmers. (AC)

① If after any operation \Rightarrow B(3) generates a carry to B(4) \Rightarrow flag becomes set (1), otherwise reset (0).

(D) Parity flag \Rightarrow If after any operation, result has even parity (even no. of 1s), flag becomes set (1), otherwise 0. (PF)

(E) Carry flag \Rightarrow Carry is generated when performing n bit operation
(imp)** and result is more than n bits \Rightarrow then flag is set (1)
otherwise reset (0) (CY)

① During subtraction \Rightarrow if $A > B \Rightarrow$ reset
if $A < B \Rightarrow$ set

* Also known as BORROW FLAG.

* Example \Rightarrow 2000 : MVI A 25H $A = 25$

2002 : MVI B 30H $B = 30$

Don't write]
ADD A,B { 2004 : ADD B $A = A + B$
(Invalid)

* Find value of all FR \Rightarrow $25 = 00100101$

$30 = 00111101$

$A + B = \underline{\underline{01100010}}$

(1) AC = 1 (as carry to B(4))

(2) ZF = 0 (not 0 result)

(3) CY = 0 (as 8bit operation = 8bit result)

(4) PF = 0 (odd parity)

(5) SF = 0 (msb is 0)

* Shortcut $\Rightarrow 25 + 30 = 62H$

$(0 \text{ msb of } 6 \Rightarrow SF = 0)$

$(\text{sum of } 5+0 > F(16) \Rightarrow AC = 1)$

$(62 \neq 0 \Rightarrow ZF = 0)$

$(\text{result not more than } FF \Rightarrow CY = 0)$

$(3 \text{ 1's} \Rightarrow PF = 0)$

Types of Instructions in 8085 =>

- * An instruction is a binary pattern designed inside a microprocessor to perform a specific function.
- * Entire group of instructions => Instruction Set.
- * 8085 has 246 instructions.
- * Each instruction is represented by 8-bit binary value.
- * 8 bits of binary value => Op-code / Instruction Byte.

⦿ Mnemonic => MOV A,B

⦿ OP-code => MOV ⦿ Operand => A,B

⦿ Hex-code => 78H (0111 1000)

- * Notations =>
 - ⦿ R => 8085 8-bit registers (A, B, C, D, E, H, L)

⦿ M => memory register

⦿ RS => Source register

⦿ RD => register destination

⦿ RP => register pair (BC, DE, HL, SP)

⦿ () => contents of

- * M is the memory location whose address is specified by the contents of HL RP. If H = 20H and L = 50H, then

$$M = 2050H.$$

(A) DATA TRANSFER INSTRUCTIONS \Rightarrow

- * These move data b/w registers, or b/w registers and memory.
- both cannot be memory.
- * These copy data from source to destination.
- * Source data is not modified.

(1) Opcode \Rightarrow MOV

Operands \Rightarrow $\begin{matrix} \text{Rd}, \text{Rs} \\ \text{M}, \text{Rs} \\ \text{Rd}, \text{M} \end{matrix}$

} * Copy from source to destination.

* size of both operands must be same.

* If one of the operands is a memory location, its location is specified by the contents of HL registers.

○ Eg. \Rightarrow MOV B,C or MOV B,M

B = C

B = \leftarrow M

(2) Opcode \Rightarrow Rd, data

Operands \Rightarrow M, data

} * Move immediate 8-bit

* 8-bit data is stored in destination register or memory.

○ Eg. \Rightarrow MVI B, 57H or MVI M, 57H

B = 57

M \leftarrow 57

(3) Opcode \Rightarrow LDA

Operands \Rightarrow 16-bit address

} * Load Data
Accumulator

* can only use default registers as accumulators.

* contents of memory location, specified by 16 bit address in the operand, are copied to accumulators.

Q Eg. \Rightarrow LDA 2034H } Q if content at 2034 is 50, then
A \leftarrow 2034 } 50 is given to A.

(4) Opcode \Rightarrow LDAX

Operands \Rightarrow B/D Register pair

} * Load accumulator
indirect.

* contents of designated register pair point to a memory location.

* this instruction copies the contents of that memory location into accumulators.

* contents of either register pair or memory are not altered.

Q Eg. \Rightarrow LDAX B } always specify high order register.

if B = 20, C = 50 and contents of 2050 is 25, then

$$A = 25$$

(5) Opcode \Rightarrow LXI

} * Load register pair
immediate

Operands \Rightarrow Reg. pair, 16 bit Data

* loads 16 bit data in register pair.

Q Eg. \Rightarrow LXI H, 2034H } H = 20 & L = 34 \Rightarrow M = 2034

① Eg. \Rightarrow LXI B 3050 \approx MVI B 30 }
 MVI C 50 } $B = 30$
 $C = 50$

(6) Opcode \Rightarrow LHLD

Operands \Rightarrow 16 bit address

} * Load H-L registers direct

- * copies contents of memory location pointed out by 16-bit address into register L.
- * copies contents of next memory location into register H.

② Eg. \Rightarrow LHLD 2040H

$$L \leftarrow 2040$$

$$H \leftarrow 2041$$

(7) Opcode \Rightarrow STA

Operands \Rightarrow 16 bit address

} * Store accumulator direct
* reverse of LDA.

- * contents of accumulator are copied into memory location specified by operand.

③ Eg. \Rightarrow STA 2500H

$$2500 \leftarrow A$$

(8) Opcode \Rightarrow STAX

Operands \Rightarrow Reg.Pair

} * store accum. indirect
* reverse of LDAX

- * contents of acc. are copied into memory location specified by contents of reg. pair.

④ Eg. \Rightarrow STAX B }

$$\begin{aligned} & MVI B 30 \\ & MVI C 50 \end{aligned} \Rightarrow 3050 \leftarrow A$$

(9) Opcode \Rightarrow SHLD } * store H-L reg. direct
Operands \Rightarrow 16 bit address } * reverse of LHLD

* contents of L are stored into memory location specified by 16-bit address.

* contents of H are stored into next memory location

① Eg. \Rightarrow SHLD 2550 H

2550 \leftarrow L

2551 \leftarrow H

(10) Opcode \Rightarrow XCHG } * Exchange H-L with D-E
Operands \Rightarrow None

* contents of registers H exchanged with contents of D.

* contents of L ex. with E.

① Eg. \Rightarrow XCHG

(11) SPHL } * Copy H-L registers to Stack Pointer (SP)
Operands \Rightarrow None

* Loads contents of HL pair into SP.

① Eg. \Rightarrow SPHL

\downarrow

LXI H 2050

SPHL \downarrow

SP = 2050

(12) XTHL } * Exchange HL with top of stack
Operands \Rightarrow None

- * contents of L register are exchanged with location pointed out by contents of SP.
- * contents of H reg. exchanged with next location (SP_{+1})

① Eg. XTHL

(13) Opcode \Rightarrow PCHL } * load program counter with contents
Operands \Rightarrow None of H-L registers.

- * contents of H and L are copied into program counter.
- * contents of H are placed as high order byte and contents of L are placed as low order byte.

① Eg. \Rightarrow PCHL \Rightarrow LXI H 2050

PCHL

PC = 2050

(14) Opcode \Rightarrow PUSH } * push registers pairs onto stack
Operands \Rightarrow Reg. pairs

- * contents of reg. pairs copied into stack.
- * SP is decremented and contents of high order registers (B, D, H, A) are copied into stack.
- * SP is again decremented and contents of low-order registers (C, E, L, flags) copied into stack.

(15) Opcode \Rightarrow POP
 Operands \Rightarrow Reg. pair } * pop stack to reg. pair

* exactly reverse of PUSH.

(16) Opcode \Rightarrow OUT
 Operands \Rightarrow 8 bit port address } * copy data from acc. to port with 8 bit address.

* contents of acc. are copied into I/o port.

① Eg. \Rightarrow OUT 78H \rightarrow (address, not data as not OUT①)

78H \leftarrow A \Rightarrow (content of A will go to address 78)

(17) Opcode \Rightarrow IN
 Operands \Rightarrow 8 bit } * copy data from port to accumulators.

② Eg. \Rightarrow IN 8CH * reverse of OUT

A \leftarrow 8CH

Assembly Language Programme to exchange contents of two memory locations 2050(02) & 3050(03).

③ Concept \Rightarrow T = A
 A = B
 B = T } C \leftarrow 2050
 2050 \leftarrow 3050
 3050 \leftarrow C } LDA 2050]
 MOV C, A]
 LDA 3050]
 STA 2050]

* using direct memory

(Disadvantage \Rightarrow if we need to transfer 100 memory locations, we have to write 100 times)

MOV A, C]
 STA 3050]

* using indirect memory =)

LXI H, 2050

MOV C, M

* uses dynamic memory allocation.

LXI H, 3050

MOV A, M

LXI H, 2050

MOV M, A

LXI M, & H, 3050

MOV M, C

HLT

(B) ARITHMETIC INSTRUCTIONS =)

* Addition, Subtraction

* unfortunately, no multiplication / division

=> still by successive addition / subt. => it can be done.

① Key point => Destination operand must be Accumulator.

* Source operand can be 8 bit no. / immediate data or it can be a register or memory.

Addition ↴

* Accumulators stores the result after arithmetic operation.

* cannot add two other 8 bit registers directly.

Eg. => if we want to add B and C => transfer contents of either B or C into A => then add A or B / A or C.

Subtraction => * Any 8 bit no. | contents of registers | contents of memory location can be subtracted from contents of accumulators.

- * Result is stored in Accumulator.
 - * Subt. is performed in 2's compliment form.
=> If result is -ve => it is stored in 2's comp. form.
 - * no two other 8 bit registers can be subtracted directly.

Increment | Decrement | \Rightarrow These can be inc. | dec. by 1]

- (1) 8 bit contents of a register or memory location.
 - (2) 16 bit contents of registers pair.

* This can be performed on any registers or memory pairs.

(1) Opcode = ADD }
 Operands = R, M } * adds register or memory to
 accumulators.

- * contents of register or memory or registers are added to
 - * if operand is memory location , its address is specified by H-L pair.
 - * All flags are reflected as result of addition.

Ø Eg. \Rightarrow ADD B or ADD M

$$\downarrow \quad \quad \quad \downarrow$$

$$A = A + B \quad \quad \quad A = A + M_C$$

(2) Opcode \Rightarrow ADC } * Add registers or memory to acc.
 Operands \Rightarrow R, M } with carry.

* contents of registers / memory and Carry flag (cy) are added to contents of accumulator.

① Eg. \Rightarrow ADC B or ADC M

$$A = A + B + (CY)px \quad A = A + M + (CY)px$$

(3) Opcode \Rightarrow ADI } * Add immediate to accumulator.
 Operands \Rightarrow 8-bit data

* 8-bit data added to contents of acc.

* Eg. \Rightarrow ADI 45 H

$$A = A + 45$$

(4) Opcode \Rightarrow ACI } * Add imm. to acc. with carry.
 Operands \Rightarrow 8 bit data

① Eg. \Rightarrow ACI 45 H

$$A = A + 45 + (CY)px$$

(5) Opcode \Rightarrow DAD } * Add reg. pairs to H-L pair
 Operands \Rightarrow Reg. pair

* 16 bit contents of reg. pairs are added to contents of HL pair.
 * result stored in HL pair.
 * if result is larger than 16 bits, then CY is set.

* no other flags are changed.

$$\textcircled{1} \text{ Eg. } \Rightarrow \frac{\text{DAD}}{\text{B}} \xrightarrow{\hspace{1cm}} \text{H} = \text{H} + \text{B}$$

$$L = L + C$$

(6) SUB

* same as ADD

* All flags are modified to reflect result of subtraction.

Ø Eg. \Rightarrow SUB B or SUB M

$$A = A - B \quad A = A - M$$

* Same as ADC

Θ Eg. \Rightarrow SBB B or SBB M

$$A = A - B - (cy)p\sigma \quad A = A - B1 - (cy)p\sigma$$

(8) Opcode \Rightarrow SUI } * subt. immediate from accumulator
Operands \Rightarrow 8 bit data }

* same as ADI

$$\textcircled{1} \quad \text{Eg.} \Rightarrow \text{SUI } 45H \Rightarrow A = A - 45$$

(9) Opcode \Rightarrow SBI } * subt. immediate from acc. with
 Operands \Rightarrow 8 bit data borrow

* same as ACI

* Eg. \Rightarrow SBI 45 H $\Rightarrow A = A - 45 - (\text{cy}) \text{px}$

(10) Opcode \Rightarrow INR } * increment register / memory by 1
 Operands \Rightarrow R, M

* result is stored in same place.

⦿ Eg. \Rightarrow INR B or INR M

$$B = B + 1, M = M_C + 1$$

(11) Opcode \Rightarrow INX } * inc. reg. pair by 1
 Operands \Rightarrow Reg. pair

* Eg. \Rightarrow INX H } used to point next memory location.
 $HL = HL + 1$

(12) Opcode \Rightarrow DCR } * dec. register / memory by 1
 Operands \Rightarrow R, M

* Eg. \Rightarrow DCR B or DCR M

$$B = B - 1, M = M_C - 1$$

(13) Opcode \Rightarrow DCX } * dec. reg. pair by 1
 Operands \Rightarrow Reg. pair

⦿ Eg. \Rightarrow DCX H } used to point previous memory location
 $HL = HL - 1$

ALP to Add two 8-bit numbers \Rightarrow

① Input data \downarrow

4F D6

2051H 2050H

② Output data \downarrow

01 25

3051H 3050H

\Rightarrow LDA 2050 - A = D6

MOV B, A - B = D6

LDA 2051 - A = 4F

ADD B - A = A + B (CY), CY \neq 01

STA 3050 - 3050 = 25, CY = 01

MVI A 00 - A = 00

ADC A - A = A + A + (CY) PS \Rightarrow A = 01

STA 3051 - 3051 = 01

HLT

* 8085 Instruction set can be classified according to size \Rightarrow

(1) 1-byte instruction \Rightarrow opcode

* opcode & operands are represented in 1 byte.

* each instruction req. only one memory location.

③ Eg. \Rightarrow MOV A, B

Code	Registers
000	B
001	C
010	D
011	E
100	H
101	L
111	A

Hex Code \Rightarrow 78H (0111 1000)



① Eg. \Rightarrow ADD B * If operands are registers or
Hex Code = 80H registers + implied addressing
 $(\underbrace{10000000}_\downarrow)$ mode \Rightarrow 1 byte instruction.
ADD

(2) 2-byte Instruction \Rightarrow [opcode] [8bit data/add]

* first 8 bits \Rightarrow opcode

next 8 bits \Rightarrow [operand] \rightarrow can be 8 bit data or 8 bit address

* requires 2 memory locations.

② Eg. \Rightarrow MVI A 32

\Rightarrow AD1 45

\Rightarrow IN F2

(3) 3-byte instruction \Rightarrow [opcode] [8bit data/add] [high bit data/add]

* first 8 bits \Rightarrow opcode

* next 16 bits \Rightarrow 16 bit data / address (operand)

* requires 3 memory locations.

③ Eg. \Rightarrow LDA 3050

JMP 3050

LXI B 3040

Addressing Modes in 8085 =>

The way of specifying data to be operated by an instruction is called addressing mode.

* Types of Addressing Modes =>

(1) Immediate Addressing Mode => (I in opcode)

* Source operand is always data.

=> if data is of 8 bits => 2 bytes

16 bits => 3 bytes



(2) Register Addressing Mode =>

* data to be operated is available in registers and register(s) are operands.

=> operation is performed within registers.

○ Eg. => MOV A,B (both A & B are registers)

ADD C (add contents of reg. A & reg. C and store result in reg. A)


INR B (inc. contents of reg. B)

SUB D

* will require only 1 memory location => 1 byte instruction

(3) Direct Addressing Mode =>

- * data to be operated is available inside a memory location and that memory location is directly specified as an operand.



(4) Register Indirect Addressing Mode =>

- * data to be operated is available inside memory location, but mem. location is indirectly specified by register pair.

② Eg. \Rightarrow MOV A, M (move contents of mem. location specified by HL pair to accumulator)

LDAX B (move contents of mem. location ^{whose} address is specified by B E reg. pair to acc.)

STAX D (move contents of A to mem. location whose add. is specified by DE pair)

- * All instructions here will be of 1 byte.

(5) Implied / Implicit Addressing Mode =>

- * In this operand is hidden and data to be operated is available in instruction itself.

- * if address of source of data as well as address of result is fixed \Rightarrow no need to give any operand along with instruction.
- Eg. \Rightarrow CMA (finds and stores 1's comp. of contents of accumulators A in A)
 - RRC (rotate acc. A right by 1 bit)
 - DAA
- * DAA (Decimal Adjust after Addition) \Rightarrow (used for BCD no. system)
 - \Rightarrow after applying this result will be in BCD no. system.
 - \Rightarrow used immediately after normal addition instruction operating on BCD codes.
- Step 1 \Rightarrow It checks lower nibble first, if it is greater than 9 and 'AC' flag is set \Rightarrow it adds 6 to it.
- Step 2 \Rightarrow Then it checks upper nibble, if it is greater than 9 and carry flag is set \Rightarrow it adds 60 to it.
- * Eg. \Rightarrow $25 + 45 = 6A + 06 = 70$

(C) LOGICAL INSTRUCTIONS =>

- * These perform operations on data stored in registers, memory and status flags.
- * ○ Destination operator will be always Accumulator.
- Source can be memory / register.
- AND, OR, XOR => Any 8-bit data or contents of registers or memory location can have these operations with contents of acc.
- Rotate => Each bit in accumulator can be shifted either left or right to next position.
- Compare => Equality
Greater than
Less than } Result is reflected in status flags.
- Complement => Replace 0 by 1 and 1 by 0.
- (1) Opcode => ANA
Operands => R,M } * Logical AND registers or memory with accumulators.
- * Contents of accumulators are logically ANDed with contents of registers or memory. => result in Accumulator.
- * If operand is a memory location, its address is specified by contents of H-L pair.
- * S, Z, P are modified to reflect the result of operation.

* CY is always reset and RAC is set.

① Eg. \Rightarrow ANA B or ANA M

$$A = A \text{ AND } B$$

$$A = A \text{ AND } M$$

(2) Opcode \Rightarrow ANI

Operands \Rightarrow 8 Bit data

} * Logical AND immediate with
accumulators.

* Same as ANA \Rightarrow here immediate data is ANDed.

② Eg. \Rightarrow ANI 86 H

$$A = A \text{ AND } 86$$

③ Eg. \Rightarrow MVI A 45 \Rightarrow 01000101

$$\begin{array}{c} \text{ANI OF} \\ \downarrow \\ A = 05 \end{array} \Rightarrow \begin{array}{r} 00001111 \\ 00000101 \end{array}$$

(3) Opcode \Rightarrow ORA

Operands \Rightarrow R, M

} * logical OR registers or memory
with acc.

* contents of accumulator are logically ORed with cont. of registers
or memory.

④ Eg. \Rightarrow ORA B or ORA M

$$A = A \text{ OR } B/M$$

(4) Opcode \Rightarrow ORI

Operands \Rightarrow 8 bit data

} * logical OR imm. with accumulators.

\Rightarrow imm. data ORed with contents of acc.

⑤ Eg. \Rightarrow ORI 86H

$$A = A \text{ OR } 86$$

(5) Opcode \Rightarrow XRA } * Logical XOR registers or memory with
 Operands \Rightarrow R, M } accumulators.
 \Rightarrow contents of acc. XORed with contents of register / memory.

⦿ Eg. \Rightarrow XRA B or XRA M

$$A = A \text{ XOR } B/M$$

(6) Opcode \Rightarrow XRI } * XOR imm. with acc.
 Operands \Rightarrow 8bit data }

\Rightarrow ⦿ Eg. \Rightarrow XRI 86H

$$A = A \text{ XOR } 86$$

* ANA ~ ORA ~ XRA and ANI ~ ORI ~ XRI

(7) Opcode \Rightarrow CMA } I's complement accumulators
 Operands \Rightarrow None }

* contents of acc. are complemented.

* no flags affected

⦿ Eg. \Rightarrow CMA \Rightarrow $A = A'$

Ques. \Rightarrow Write any 4 instructions used to reset accumulators.

Ans. \Rightarrow (1) ~~MVI~~ A 00 \Rightarrow A=00

(2) SUB A \Rightarrow A=A-A \Rightarrow 00

(3) ANI 00 \Rightarrow A=A AND 00

(4) XRA A \Rightarrow A=A XOR A \Rightarrow 00

Ques. \Rightarrow Write an ALP in 8085 for 10110011

(a) which always switch ON 6th bit

$$\Rightarrow \begin{array}{l} \text{LDA } 2050 \\ \text{ORI } 40 \end{array} \left. \begin{array}{c} 10110011 \\ 01000000 \\ \hline 11110011 \end{array} \right\} \text{OR} \rightarrow (\text{6th Bit ON})$$

(b) always switch OFF 6th bit

$$\Rightarrow \text{LDA } 2050$$

$$\text{ANI } BF$$

(c) toggles 6th bit $\Rightarrow \text{XRI } 40 \left. \begin{array}{c} 1 \\ 1 \end{array} \right\} 1 \text{ XOR } 1 = 0$

(d) Opcode $\Rightarrow \text{CMP}$ } * compare registers or memory with
Operands $\Rightarrow R, M$ } accumulators.

* if $(A) < \text{reg. / mem.} \Rightarrow$ carry flag is set

* if $(A) = \text{reg. / mem.} \Rightarrow$ zero flag is set

* if $(A) > \text{reg. / mem.} \Rightarrow$ carry and zero flags are reset.

○ Eg. $\Rightarrow \text{CMP } B \mid \text{CMP } M$ } * it performs subtraction but data
 } A-B } is not modified.

**
(e) Opcode $\Rightarrow \text{RLC}$ } * Rotate accumulator left.
Operands $\Rightarrow \text{None}$ }

* Each binary bit of acc. is rotated left by one position.


* Bit D₇ is placed in position of D₀ as well as carry flag.

(* Cy modified according to D7.

* S, Z, P, AC flags are not affected } Only Cy is affected.

① RLC


* 4 times RLC will
reverse the content.



(1) (10) Opcode \Rightarrow RAL } * Rotate acc. left through carry.
Operands \Rightarrow None

* D7 placed in carry flag and carry flag placed in D0.

② Eg. \Rightarrow RAL



(11) Opcode \Rightarrow RRC } * Right accumulator right.
Operands \Rightarrow None

* reverse of RLC.

* used to check whether no. is odd / even.

(12) RAR

Operands \Rightarrow None

} * rotate acc. right through
carry.

* reverse of RAL

* AA \Rightarrow becomes 81H.

(13) Opcode \Rightarrow CMC }
Operands \Rightarrow None } * complement carry.

* carry flag complimented.

* no other flags affected.

* Eg. \Rightarrow CMC \Rightarrow CY = CY'

(14) Opcode \Rightarrow STC }
Operands \Rightarrow None } * set carry

* carry flag is set to 1.

* Eg. \Rightarrow STC \Rightarrow CY = 1.

Ques. \Rightarrow Write an ALP in 60SS to convert an 8 bit binary no. (75)

to Gray no. (4F).

(75) \Rightarrow 01110101

① STA \Rightarrow CY = 1

00111010

CMC \Rightarrow CY = 0

XOR \Rightarrow 01001111 \Rightarrow (4F)

LDA 2050 \Rightarrow A \leftarrow 2050

Ques. \Rightarrow ALP to determine sum

Mov B, A \Rightarrow B = A

of digits of 8 bit no. (75)

RAR

② LDA 2050 \Rightarrow A \leftarrow 2050

XRA B

Mov B, A \Rightarrow B = A = 75

STA 3050

ANI 0F \Rightarrow A = 05

HLT ①

Mov C, A \Rightarrow C = A = 05

Mov A, B \Rightarrow A = B = 75

ANI F0 \Rightarrow A = 70

RLL

RLL

RLL

ADD C \Rightarrow A = A + C

A = CF

= RLL

STA 3050 HLT ①

Branching Instructions \Rightarrow alter the normal sequential flow.

* these instructions alter either unconditionally or conditionally.
(control is transferred to a specified location only when condition is true)

(1) Opcode \Rightarrow JMP } * jump
Operands \Rightarrow 16bit address } unconditionally

* program seq. is transferred to memory location specified by 16-bit address given in operand.

① Eg. \Rightarrow JMP 2034H \Rightarrow PC = 2034

* Immediate addressing mode + 3byte inst.

(2) Opcode \Rightarrow Jx }
Operands \Rightarrow 16bit address } * jump conditionally

* - - - based on specified flag of PSW.

② Eg. \Rightarrow JZ 2034 H

Jump to 2034 if ZF (zero flag) = 1

* Conditions \Rightarrow Opcode Description

* AF not possible as not in control of the user.

Status flags

C = 1

C = 0

S = 0

S = 1

Z = 1

Z = 0

P = 1

P = 0

JC Jump if carry

JNC — no carry

JP — positive

JM — minus

JZ — zero

JNZ — non zero

JPE — parity even

JPO — parity odd

* ALP to which determines the larger of 2 nos. available in 2050 (F2) and 2051 (23).

LHLD 2050

MOV A, L

CMP H \Rightarrow A-H (F2-23) CY=0

JNC LOOP1 \Rightarrow jump only if CY=0

MOV A, H

LOOP1: STA 3050

HLT

* ALP to determine largest no. in an array.

LXI H, 2050

MOV C, M

DCR C

INX H

MOV A, M

LOOP2: INX H

CMP M

JNC LOOP1 \Rightarrow for smallest no. \Rightarrow JC LOOP1

MOV A, M \downarrow

LOOP1: DCR C (all same)

JNZ LOOP2

0 for comparison one data must be in accumulators

STA 3050

HLT

04	45	65	F2	77
2050	2051	2052	2053	2054

A

C

① ALP to determine sq. root of a no. \Rightarrow

* will give a perfect root as 8085 deals with 8 bit no.

② Eg. \Rightarrow No. = 9

$$\begin{aligned} \Rightarrow 9-1 &= 8 \\ 8-3 &= 5 \\ 5-5 &= 0 \end{aligned} \quad \left. \begin{array}{l} * \text{ keep subtracting odd nos. until} \\ \text{we get } 0. \Rightarrow \text{no. of subtractions} = \text{sq. root} \end{array} \right\}$$

\Rightarrow MVI C, 01 \Rightarrow C \Rightarrow no. of steps

MVI D, 01 \Rightarrow D \Rightarrow 1, 3, 5, ...

LDA 2050 \Rightarrow A \leftarrow content of 2050 [9]

LOOP2: SUB D \Rightarrow A = A - D

JZ LOOP1 \Rightarrow if zero flag = 1

INR D
INRD
 $\left. \begin{array}{l} \Rightarrow D = D + 2 \end{array} \right\}$

INR C

JMP LOOP2

LOOP1: MOV A, P1C

STA 3050 \Rightarrow content of acc. copied to 3050 mem. location

HLT

Introduction to 8085 =>

- ⇒ introduced in 1971.
- ⇒ 8-bit microprocessor
- ⇒ NMOS device ⇒ (e⁻ metal oxide semiconductor)
- ⇒ has 40 pins Dual Inline Package (DIP).
- * Clock frequencies of 8085 are =>

8085A - 3MHz

8085AH2 - 5MHz

8085AH1 - 6MHz

* Various types of signals of 8085 =>

(1) Address Bus and Data Bus =>

- * Address bus is group of 16 lines (A0 to A15).
- * unidirectional => bits flow from MPU to peripheral devices.
- There is multiplexing of lower order address bus and data bus.
(AD0 to AD7).
- * At one time, we can perform only one task i.e. it can either deal with address or data bus.
∴ we have to separate add. & data in AD0 to AD7 ↓
⇒ done using Control signal.

(2) Control and Status Signals =)

(a) ALE \Rightarrow Address Latch Enable Signal. It goes high during first T state of a machine cycle.

\Rightarrow It enables lower 8 bits of address if value is 1.

\Rightarrow It activates data bus from ADD to ADL if value is 0.

(b) IO/M \Rightarrow It is status signal that distinguishes whether the address is for memory or I/O.

\Rightarrow When high (1) \Rightarrow it is for I/O

\Rightarrow When low (0) \Rightarrow it is for memory.

(c) S0, S1 \Rightarrow These are status signals sent by microprocessor to distinguish b/w various operations.

* RD' \Rightarrow When it is 0, read operation.

* WR' \Rightarrow When it is 0, write operation.

(both cannot be 0 at one time)

* READY \Rightarrow Used by up to sense

S1	S0	Operation
0	0	Halt
0	1	Write
1	0	Read
1	1	Opcode fetch

whether peripheral is ready to transfer data or not.

\Rightarrow If it is high (1) \Rightarrow peripheral is ready.


\Rightarrow If it is low (0) \Rightarrow peripheral is not ready.

• Memory read \Rightarrow data is coming from memory to up.

• Memory write \Rightarrow data going from up to memory.

Operations	IO/m'	S1	S0
Opcode Fetch	0	1	1
Memory read	0	1	0
Memory write	0	0	1
IO read	1	1	0
IO write	1	0	1
Interrupt Ack.	1	1	1
Halt	High Impedence	0	0

* Schematic to generate Control Signals \Rightarrow



(3) Power Supply and Freq. signals \Rightarrow

* $V_{CC} \Rightarrow +5V$ power supply * $V_{SS} \Rightarrow$ Ground reference

* $X_1, X_2 \Rightarrow$ A crystal is connected at these 2 pins. Freq. is internally divided by two, \therefore , to operate a system at 3MHz
crystal should have freq. of 6MHz.

* CLK (Out) \Rightarrow Signal can be used as the system clock for other devices.

(4) Interrupt Signals \Rightarrow 8085 has 5 int. signals that can interrupt the execution of program.

\Rightarrow INTR, RST 6.5, RST 5.5, RST 7.5, TRAP

\Rightarrow CPU acknowledges interrupt signal by INTA signal.

(5) Reset Signals \Rightarrow

* RESETIN \Rightarrow When signal on this pin goes low \Rightarrow program counter is set to zero, thus buses are tri-stated and MPU _{reset}.

* RESETOUT \Rightarrow This signal indicates that MPU is being reset.

\Rightarrow can be used to reset other devices.

(6) DMA signals \Rightarrow Used for fast data transfer techniques.

* HOLD \Rightarrow It indicates that another device is requesting use of address and data bus.

\Rightarrow The processor after removal of HOLD signal regains the bus.

* HLDA \Rightarrow It indicates that the hold req. has been received and control of address and data bus is transferred to DMAC (8257).

(7) Serial I/O signals \Rightarrow 2 signal to transmit serials \Rightarrow

(1) SOD \Rightarrow Dataline for serial I/p.

(2) SOD \Rightarrow Dataline for serial O/p.

- * Serial transfer of data is transmitted bit by bit on a single line.
- * SID is used in RIM instruction and SOD in SIM instruction.

Stack and Subroutine in 8085 =>

(group of memory locations present in read/write memory)

(group of instructions which is written separate from main program)

- * Stack => An area of memory identified by programmers for temporary storage of information.


- => LIFO structure.
- => Stack normally grows backwards into memory => Programmer defines bottom of stack and stack grows into reducing address range.
- => Stack ptr. is initialised highest memory available in RAM.
- => Stack is defined by setting SP (stack ptr) register.

LXI SP, FFFF H → (end of memory of 8085)

* Push Instruction =>

- => PUSH B (B refers to BC reg. pair => can use any pair)


- ① Decrement SP
- ② copy contents of reg. B to memory location pointed by SP.
- ③ Dec. SP
- ④ copy contents of reg. C —— .



* Pop instruction \Rightarrow

\Rightarrow POP D

- copy contents of memory location pointed by SP to E reg.
- Increment SP
- copy _____ to D reg.
- Increment SP



* The PSW Register Pairs \Rightarrow Program Status word.

\Rightarrow This pair is made up of Accumulator and Flag registers.

\Rightarrow It is possible to PUSH (high order) and POP on this pair.

(similar to normal reg. pairs)

- ALP to find 2's comp. of contents of flag registers.

LXI SP 3999 \Rightarrow SP \leftarrow 3999

PUSH PSW \Rightarrow push value of acc. & flag to stack

POP B \Rightarrow pop value from stack to BC reg. pair

CMA MOVA,C \Rightarrow A \leftarrow C

CMA \Rightarrow A \leftarrow 1's comp. of A

INR A \Rightarrow A \leftarrow A + 1

MOV C,A \Rightarrow C \leftarrow A

PUSH B \Rightarrow push value of BC to stack

POP PSW \Rightarrow pop value from top of stack to Acc. and Flag.

HLT \Rightarrow Stop.

* **Subroutine** \Rightarrow sequence of program instructions that perform specific task repeatedly.

\Rightarrow It is implemented using Call and Return instructions.

* Unconditional Call Address (Call Address) \Rightarrow

\Rightarrow After execution of this instruction program control is transferred to a subroutine whose starting address is specified in instruction.

Value of PC is transferred to stack and value of SP decremented by 2.

\Rightarrow **CALL = PUSH + JMP**

* same as function in C language.

* Conditional Call Address \Rightarrow Program control is transferred to subroutine only if condition is satisfied.

* same table as JMP \Rightarrow just replace J with C.

* Unconditional Return \Rightarrow program control is transferred back to main program. Value of SP inc. by 2.

\Rightarrow **RET = POP + JMP**

* Conditional Return \Rightarrow replace J by R. (all same)

* Advantages of Subroutine \Rightarrow

- (1) Decomposing a complex prog. to simpler steps.
- (2) Reducing duplicate code in a program.
- (3) Enabling reuse of program across multiple programs.
- (4) makes debugging easy.

* BOSS code to convert binary no. to ASCII code \Rightarrow

① Eg. \Rightarrow O/p data \rightarrow

4A
2050

address \rightarrow

41	34
3050	3051

\Rightarrow O/p

\Rightarrow address

Digit \rightarrow 4 \Rightarrow 52 (ASCII D) \Rightarrow 34 (ASCII H)

\rightarrow A \Rightarrow 65 (ASCII D) \Rightarrow 41 (ASCII H)

LDA 2050

CALL 2050

STA 3050

LDA 2050

RLC

RLC

RLC

RLC

CALL 2050

STA 3051

HLT

Subroutine J

2500	ANI OF
2502	CPI 0A
2504	JNC 250C
2507	ADI 30
2509	JMP 250E
250C	ADI 37
250E	RET

* Gnterupts in 8085 \Rightarrow (disturbances)

\Rightarrow When UP receives any interrupt request from peripheral(s) which are req. its services, it stops current execution and program control is transferred to subroutine by generating CALL signal and after executing subroutine by generating RET signal again program control is transferred to main program from where it had stopped.

* When UP receives interrupt signals, it sends an acknowledgement (INTA) to peripheral which is req. for service.

If value $\begin{cases} \rightarrow 0 & \Rightarrow \text{req. accepted} \\ \rightarrow 1 & \Rightarrow \text{req. ignored} \end{cases}$

O Types of Gnterupts \Rightarrow

(1) Hardware Gnterupts \Rightarrow When UP receives signals through pins (hardware) \Rightarrow Hardware interrupts.

* 5 hardware interrupts \Rightarrow

INTR, RST 7.5, RST 6.5, RST 5.5, TRAP

(2) Software Gnterupts \Rightarrow inserted in b/w the program that means these are mnemonics of UP.

* 8 software interrupts \Rightarrow

RST 0, RST 1, ..., RST 7

* Vector Addresses are calculated \Rightarrow 8 * TYPE (in Hex.)

* Vectored Interrupts \Rightarrow Interrupts having fixed vector address (starting address of subroutine) and after executing these, program control is transferred to that address.

○ Out of 5 \Rightarrow 4 are vectored \Rightarrow TRAP (RST 4.5) 24H

* Non-vectored Interrupts \Rightarrow
 \Rightarrow vector address is not predefined.
 RST 5.5 2CH
 RST 6.5 34H
 RST 7.5 3CH

Interrupting device gives the address of subroutine for these interrupts.

○ INTR is only non-vectored int. in 8085.

* Maskable Interrupts \Rightarrow can be disabled or ignored by UP.
 \Rightarrow they are either level triggered or edge triggered.

\Rightarrow Eg. \Rightarrow INTR, RST 7.5, RST 6.5, RST 5.5. (Notifications in PC)

* Non-maskable \Rightarrow cannot be disabled or ignored by UP.

\Rightarrow it consists both edge and level triggering.

\Rightarrow Eg. \Rightarrow TRAP (RST 4.5).

\Rightarrow used in critical power failure conditions. (Battery in PC)

* Priority of Interrupts \Rightarrow

\Rightarrow When UP receives multiple int.

signals simultaneously, it'll execute

Interrupt Service Req. (ISR) according

to priority of interrupts.

Interrupt	Priority
TRAP	Highest
RST 7.5	2nd Highest
RST 6.5	3rd Highest
RST 5.5	2nd Lowest
INTR	Lowest.

Machine Control Signals =>

① no addressing mode

② size of every inst. is 1 byte

(1) HLT => It halts any further execution and CPU enters into wait state. Contents of registers are unaffected during HLT.

(2) NOP => Only instruction that is fetched and decoded but not executed.

=> used to increase the time delay

=> used to delete and insert and delete instructions while troubleshooting.

=> to delete any n byte instruction (undesirable) => insert NOP instruction n times.


(3) DI (disable interrupts) => Interrupt enable flip flop is reset and all interrupts are disabled except TRAP.

(4) EI (Enable interrupts) => Interrupt enable flip flop is set and all interrupts are enabled.

* RIM (Read Interrupt Mask) => This instruction is used to read the status of hardware interrupts (RST 7.5, RST 6.5, 5.5) by loading into A register. [SID => data coming in up]

=> defines the condition of mask bits for interrupts.

=> It also reads the condition of SID on up.




* SIM (Set Interrupt Mask) \Rightarrow It is used to implement hardware interrupts by setting various bits to form masks or generate o/p data via SOD line.

\Rightarrow first, seq. value is loaded in accumulator, then SIM will take pit pattern from it.

○ In table \downarrow

\Rightarrow to make SOD effective \Rightarrow SOE must be 1

\Rightarrow MSE must be 1 to make M7.5, M6.5, M5.5.



* Timing Diagram \Rightarrow It represents the execution time taken

by each instruction in a graphical format.

\Rightarrow Execution time is represented in T-states.

* T-states \Rightarrow System clock period.

$$T = \frac{1}{f} \Rightarrow f = 3\text{MHz}$$

$$T = 0.33\text{ usec.}$$

* Machine cycle \Rightarrow Total time req. to execute any operation.

OR Time req. to access memory or I/O devices.

* Instruction cycle \Rightarrow Time req. to execute any instruction.

OR, T states to complete an instruction.

OR, Machine cycles req. to execute an instruction.

○ Machine cycle \Rightarrow

* Opcode fetch = 4T

* memory read = 3T

* memory write = 3T

* I/O read = 3T

* I/O write = 3T

* first operation is always
opcode fetch (4T) \Rightarrow min. Tstate
of any instruction is 4T.

* Eg. \Rightarrow **MOV A, B** ($A \leftarrow B$)

(i) fill the bytes first.

2005: Opcode - 4T

○ memory read \downarrow

\Rightarrow data coming from memory
to up.

(both A & B are part of up
 \therefore no other operation req.)

○ memory write \downarrow


\Rightarrow data going from up to memory).

○ I/O read \Rightarrow data coming to acc. from any I/O port.

○ I/O write \Rightarrow data going from acc. (up) to I/O port.

* In Implied and Register Add. modes, only 4T req.

\Rightarrow as only opcode fetching happens.



① Eg. \Rightarrow MOV A, M

$$\Rightarrow 2000: \text{OFC} - 4T \\ A \leftarrow M - \text{MRD} - 3T \quad \} (7T \text{ states})$$

① Eg. \Rightarrow MVI B 45

$$\Rightarrow 2000: \text{OFC} - 4T \\ 2001: 45 - \text{MRD} - 3T$$

$* (7 \text{ states})$

$*$ MP does not accept data directly from user \Rightarrow it has to be stored in memory first.

$*$ In case of Immediate Add. mode \Rightarrow if data is of 8 bit
 \Rightarrow always 7T states.

① if 16 bit data \Rightarrow 10T states.

Eg. \Rightarrow LXI H 3050

$$\Rightarrow 2000: \text{OFC} - 4T \\ 2001: 50 - \text{MRD} - 3T \\ 2002: 30 - \text{MRD} - 3T \quad \} (10)$$

① Eg. \Rightarrow LDA 3050

$$\Rightarrow 2000: \text{OFC} - 4T \\ 2001: S0 - 3T \quad 2002: 30 - 3T \\ 2003: A \leftarrow 3050 - \text{MRD} - 3T \quad \} (13T)$$

* Why in MOV A,M . only 7T states are used?

⇒ M is contents of HL reg. pair \Rightarrow HL already part of up.
∴ no extra GT is req.

and, up already knows value of H-L.

○ Eg. \Rightarrow STA 3050 \Rightarrow same as LDA

○ Eg. \Rightarrow SHLD 3050

\Rightarrow 2000 : OFC - 4T

2001 : S0 - MRD - 3T

2002 : 30 - MRD - 3T

2003 : 3050 \in L - MWR - 3T

3051 \in H - MWR - 3T

} (16T states)

○ Things we need to know to find T states ↴

(1) function of instruction

(2) how much bytes it consumes in memory.

(3) Addressing modes.

○ Eg. \Rightarrow IN 50 \Rightarrow (same for OUT)

\Rightarrow 2000 : OFC - 4T

2001 : 50 - MRD - 3T


A \in S0 - 10 | RD - 3T

* 10T states.

* Timing Diagram \Rightarrow Eg. \Rightarrow MOV C, A

20H
0SH

2005 : opcode



(demultiplexes address and data bus \Rightarrow during T_1 always high)

→ (when it is 0 (low) \Rightarrow dead operation)

① this above 4T is common in all diagrams.

② Eg. \Rightarrow STA 8000

2050 : OFC - 4T


2051 : 00 - MRD - 3T

2052 : 80 - MRD - 3T

A \rightarrow 8000 - MWR - 3T

* at one time either \bar{RD} or

\bar{WR} is low.



① IN CO \Rightarrow 4125 : OFC

4126 : CO - MRD

A \in CO - 10|RD

Time Delay Calculation in 8085 \Rightarrow

$$* \text{TDelay} = T_0 + T_L$$

$T_0 \Rightarrow$ delay outside the loop

$T_L \Rightarrow$ delay of the loop

$$T_L = ((T_{IL} \times N) - 3)T \quad \Rightarrow (T_{IL} \Rightarrow \text{Time inside loop})$$

② Eg. \Rightarrow MVI C, FFH - 7T

LOOP DCR C - 4T

JNZ LOOP - 10|7T

$$\Rightarrow FF = 255$$

↓
(single reg)

$$\left. \begin{array}{l} T_0 = 7T \text{ states} \\ T_L = ((14 \times 255) - 3)T = 3567T \\ T_{delay} = 3567 + 7 = 3574T \end{array} \right\}$$

$$③ \text{Let } F = 2 \text{ MHz} \Rightarrow T = 1/F = 0.5 \mu\text{s}$$

$$\Rightarrow T_{delay} = 3574 * 0.5 = 1787 \mu\text{s}$$

Q Eg. \Rightarrow LXI B, 1000H - 10T
 LOOP DCX B - 6T
 MOV A,C - 4T
 ORA B - 4T
 JNZ LOOP - 10T

$$\left. \begin{array}{l}
 T_0 = 10T \\
 T_L = ((24 * 1096) - 3)_T \\
 = 98301T \\
 T_{\text{delay}} = 98311T
 \end{array} \right\} \text{Decimal of loop}$$


* DCX does not affect ZF
 (to set zero flag)

* To increase Time delay \Rightarrow use nesting of loops.

Memory interfacing \Rightarrow

* MP needs to access data in code which are stored in memory.
 \Rightarrow this access is done by memory interfacing.


Memory mapped I/O	I/O mapped I/O
(1) I/O treated as memory.	(1) I/O treated as I/O.
(2) 16 bit addressing	(2) 8 bit addressing.
(3) Can address 64K locations	(3) Can address 256 locations.
(4) more decoders hardware req.	(4) less dec. req.
(5) memory instructions used.	(5) special inst. like IN, OUT used
(6) memory control signals (\overline{MRD} , \overline{MWR}) used.	(6) special signals (IORD, IOWR) used.
(7) Arithmetic & Logical op. \odot	(7) Arith. & Logical op. \otimes
(8) Data transfer b/w registers & memory.	(8) Data transfer b/w Acc. & I/O.



2048 - no. of registers (2×1024)

8 - size of each reg. (2^{10})

$$(A_0 - A_{10}) \in (2^{11}) \quad \leftarrow$$




$$4096 \Rightarrow 4 \times 1024 = 2^{12}$$

$$\Rightarrow 2^{12} (A_0 - A_{11})$$

(1) Determine 8085 address lines which are connected to memory chip by using formula \Rightarrow Mem. capacity = 2^n address lines

(2) Remaining add. lines of 8085 are connected to decoders \Rightarrow O/P of decoders connected to \bar{CE} which enables memory chip.

(3) Generate control signal. It will enable o/p buffers.



DATE _____
PAGE _____

$$\Rightarrow \text{Mem cap} = 2^{\text{A.L.}}$$

4 KB

$$4 \times 2^{10} = 2^{\text{A.L.}}$$

$$2^{12} = 2^{\text{A.L.}}$$

$$\text{A.L.} = 12$$

A₀ - A₁₁

2¹²

$$16 \text{ KB} = 2^4 \times 2^{10} = 2^{\text{A.L.}}$$

$$\text{A.L.} = 14 \text{ lines}$$

000000000000
111111111111

(i) A.L. \rightarrow memory chip

A₀ - A₁₅

(ii) remaining lines of 8085 up A₁₅
are connected with decoder or
NAND lines
it will enable CS of memory

(iii) Generate Control Signals MEMRD


Memory

4096 reg

Size of each
reg is 8 bit

4 KB ROM



4096 X 8



4KB - EPROM

$$4KB = 2^{12} = 2^{A_{11}L}$$

$$A_{11}L = 12 \Rightarrow A_0 - A_{11}$$



for O_0

Addressing range

A15	A14	A13	A12	A11	A0
1	0	0	1	0000 0000 0000	
1	0	0	1	1111 1111 1111	

9000 to 9FFF H

for $O_0 \Rightarrow$ 0000 to 0FFF

1101
1101
05 \Rightarrow

D000 to DFFF

**Taught By:
Hemant
Pokhariya Sir**

**Prepared By:
Ayank Gupta**