

Time delay Calculation.

①

for Example

$\overset{255.}{\uparrow}$
 MVI C, FFH $\rightarrow 7T$.
 loop DCR C $4T$
 JNZ loop $10/7T$

when $C = 0$ then $10T$
 when $C \neq 0$ then $7T$.

This loop will execute until value of C becomes Zero.

$$T_{\text{delay}} = T_0 + T_L$$

T_0 = delay outside the loop.

T_L = delay of the loop.

$$T_L = (T_{IL} \times N) - 3)T$$

\downarrow
 T_{IL} Status Inside
 loop

\rightarrow No. of Δ Decimal No. System

- why -3? because in JNZ total No. of T-Status Required
 when $C = 0$ then 10 & when $C \neq 0$ then 7T Status are reqd.
 So -3 for the Gap.

- That means loop will be running for 255 times.
- Outside loop is only 1 instruction.

then $T_0 = 7T$ Status

$T_{IL} = 14T$ Status

$$T_L = ((14 \times 255) - 3)T = 3567T$$

$$T_{\text{delay}} = 3567T + 7T$$

$$= 3574T = 3574 \times 0.5 \text{ms} = 1787 \text{ms}$$

Suppose $f = 2 \text{MHz}$

$$T = \frac{1}{f} = 0.5 \mu\text{s}$$

$$1 \text{MHz} = 10^{-6}$$

Total time required is $= 1787 \text{ms}$. for executing this
Second.

④ Now we can see we have taken max. possible value
FF. Then also we are getting only ~~1787ms~~

⑤ If we want to calculate time delay in case of
Pnc.
Single register then we use register pair

Delay using a Register Pair

Note: DCX instruction does not affect ZF.

$$\begin{array}{r} 1000 \\ - 0001 \\ \hline 0FFF \\ A = FF \\ B = 0F \end{array}$$

LXI B, 1000H $\cdot 10T$
loop DCX B $\rightarrow 6T$

MOV A, C $\rightarrow 4T$

ORA B $\rightarrow Z$ $4T$

JNZ loop $\rightarrow Z$ $10T$

AC = 0, CY = 0

OFFE

$$\begin{array}{r} FE \\ - 0F \\ \hline \end{array}$$

$$\begin{array}{r} 0000 \quad 0000 \\ + 0001 \quad 0000 \\ \hline 0001 \quad 0000 \end{array}$$

$T_0 = 10T$
 $T_L = ((24 \times 4096) - 3T)$
 $= 98301T$

$$T_{\text{delay}} = 98311T$$

$$\begin{array}{r} 0000 \quad 1111 \\ - 0 \quad F \\ \hline \end{array}$$

$$A = 0F$$

④ Delay by using Nested loop structure

```

                MVI B, 10          → 7T
loop2:          MVI C, FF          → 4T
loop1:          DCR C              → 4T
                JNZ loop1          → 10/7T
                DCR B              → 4T
                JNZ loop2          → 10/7T
    
```

for Loop 1 → we have calculated = 3567T
for Loop 2

$$TL_1 = 1783.5 \text{ ns.}$$

$$\begin{aligned}
 TL_2 &= 56 (TL_1 + 21 \cdot T \text{ state}) \times 0.5 \\
 &= 56 (1783.5 \text{ ns} + 10.5 \text{ ns}) \\
 &= 100.46 \text{ ns.}
 \end{aligned}$$

④ Why delay is needed?

- The delay will be used in different places to simulate clocks, or counters or something else.
- When the delay substructure is executed, the μp does not execute other tasks. For the delay we are using the instruction execution time.
Executing same instructions in loop, the delay is generated.
- Counters are used to keep track of events. Time delay are important in setting up reasonably accurate timing between two events.

- ③
- If we don't use $\text{mov A, C \& OR A B}$ then loop will go on infinitely.
 - To set Z flag we use $\text{mov A, C \& OR A B}$

• Max value we can take is FFFF

$$1000 - B = 0FFF$$

- OR A B :- is used to set Z flag
OR operation between A & B.

- In case of DCX & INX we require 6T not 4T.

$$T_0 = 10T$$

$$T_L = (24 \times 4096) - 3) T = 98301T$$

$$T_{\text{delay}} = 98311T$$

$$T = 0.5$$

$$= 98311 \times 0.5 =$$

①

Memory Interfacing


• we know the μp uses needs to access data and code which are stored in a memory location, and this access is memory done by memory interfacing that is RAM & ROM.

Difference b/w I/O Mapped & Memory Mapped.

- | | |
|--|--|
| memory mapped I/O | I/O mapped I/O |
| ① I/O treated as memory | ① I/O is treated I/O |
| ② 16 bit addressing | ② 8 bit addressing |
| ③ more Decoder Hardware is required | ③ Less Decoder Hardware is required |
| ④ can address 64 K location | ④ can address 256 locations |
| ⑤ memory Instruction are used | ⑤ special Instructions are like In, Out |
| ⑥ Memory Control Signals (\overline{MEMW} , \overline{MEMR}) | ⑥ special Control Signals like \overline{IOR} , \overline{IOW} |
| ⑦ Arithmetic & Logic operations can be performed on data | ⑦ Arithmetic and Logic operations can not be performed on data |
| ⑧ Data transfer b/w register & memory | ⑧ Data transfer b/w data and I/O |

Memory Interfacing.

• we can perform read & write operation.



WR → Data is coming up to memory

RD → 2048 → Total No. of Registers
8 → Size of Register each

Group of Registers = Memory.

• Enable Programmable Memory.

④ How to interface it with memory.

① Determine 8085 address line which are connected to the memory chip by using formula.

$$\text{memory capacity} = 2^N \text{ address lines.}$$

② Remaining address line of 8085 are connected to decoder. Output of decoder is connected to CE' which enable memory chip.

③ Generate Control Signal. It will enable output buffer.

645.


$$A_0 - A_{11} = 4096 \times 1024$$

Size Register → 8 bit

$$4096$$

memory Capacity.


$$2^2 \times 2^{10} = A_0 - A_{11}$$



A	B	C	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	0	0	0

2

0001
111




A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	
0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
Chip Enable																Register Select

Decoder means 3 input & output if O_0 is true then 000 will be value of A_{12} & A_{13} and A_4 & so on.

- $A_{15} \rightarrow$ Enable Line
- when Decoder will work :- when \bar{E}_1 is 0, $\bar{E}_2 = 0$ & $\bar{E}_3 = 1$
- generate Control Signal. by \bar{I}_0/\bar{M} & \bar{RD}

3

2KB - RAM interfacing and address decoding



A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
					1	1	1	1	1	1	1	1	1	1	1

- For RD & WR IO/M should be Zero.
- when this decoder will work when $\overline{E_1} = 0$ $E_2 = 0$ $E_3 = 1$
- \overline{OE} are determining with 0,