
# VLSI SYSTEM DESIGN PROJECT

Kumar Surya Mauli (22104052)


### **2 INPUT NAND GATE**

### **SCHEMATIC**



To Drive the 50fF and 5fF capacitors, and to get equal rise and fall time we have chosen the above sizes for the schematic and layout.

#### **LAYOUT**



#### **DRC LOG**

```
Running DRC with area bit on, extension bit on, Mosis bit
Checking again hierarchy .... (0.0 secs)
Found 11 networks
Checking cell 'CMOS_NAND2{lay}'
No errors/warnings found
0 errors and 0 warnings found (took 0.034 secs)
```

### **LVS LOG**

Hierarchical NCC every cell in the design: cell 'CMOS\_NAND2{sch}' cell 'CMOS\_NAND2{lay}'
Comparing: CMOS\_NAND2:CMOS\_NAND2{sch} with: CMOS\_NAND2:CMOS\_NAND2{lay}
exports match, topologies match, sizes not checked in 0.001 seconds.

Summary for all cells: exports match, topologies match, sizes not checked

NCC command completed in: 0.002 seconds.

### **DELAY**

| FANOUT | SCHEMATIC | LAYOUT |
|--------|-----------|--------|
|        |           |        |

|       | TPHL (ps) | TPLH (ps) | TPHL (ps) | TPHL (ps) |
|-------|-----------|-----------|-----------|-----------|
| S5 fF | 64.1      | 12.3      | 64.3      | 12.4      |
| 50 fF | 125.9     | 58.6      | 126.0     | 58.7      |


## **Power consumption**

|      | SCHEMATIC (uW) | LAYOUT (uW) |
|------|----------------|-------------|
| 5fF  | 7.38           | 7.50        |
| 50fF | 52.70          | 52.83       |


### **WAVEFORMS**

# FROM SCHEMATIC

### **FOR 5fF LOAD**




### **FOR 50fF LOAD**




### **FROM LAYOUT**


### **FOR 5fF LOAD**



### **FOR 50fF LOAD**




# 2 INPUT NOR GATE SCHEMATIC



To Drive the 50fF and 5fF capacitors, and to get equal rise and fall time we have chosen the above sizes for the schematic.

### **LAYOUT**



### **DRC LOG**

Running DRC with area bit on, extension bit on, Mosis bit
Checking again hierarchy .... (0.0 secs)
Found 11 networks
O errors and O warnings found (took 0.003 secs)

# LVS LOG

Hierarchical NCC every cell in the design: cell 'NOR\_22104012:2NOR2\_22104012[sch]' cell 'NOR\_22104012:2NOR2\_22104012[lay]'

Comparing: NOR\_22104012:2NOR2\_22104012[sch] with: NOR\_22104012:2NOR2\_22104012[lay]

exports match, topologies match, sizes not checked in 0.002 seconds.

Summary for all cells: exports match, topologies match, sizes not checked

NCC command completed in: 0.002 seconds.

### **DELAY**

## FANOUT SCHEMATIC LAYOUT


|       | TPHL (ps) | TPLH (ps) | TPHL (ps) | TPHL (ps) |
|-------|-----------|-----------|-----------|-----------|
| 5 fF  | 22.88     | 65.23     | 11.99     | 1         |
| 50 fF | 90.90     | 141.98    | 86.48     | 58.7      |

# **Power consumption**


|      | SCHEMATIC (uW) | LAYOUT (uW) |
|------|----------------|-------------|
| 5fF  | 6.87           | 6.89        |
| 50fF | 51.98          | 52.07       |

### **WAVEFORMS**

# FOR 5fF




### FOR 50fF



### **FROM LAYOUT**

### FOR 5fF



### FOR 50fF

