計算機組織 Project3

四電機三乙 劉錕笙 B10607118

程式截圖:

endmodule

pipelineCPU.v

```
module PipelineCPU(
input [31:0] Addr_in,
input clk,
                              output [31:0] Addr_o
      reg [31:0]WB_REG=0;
      reg wr_reg=0;
reg [4:0]RD_REG=0;
      wire ALUSrc, RegWrite, RegDst, MemRead, MemWrite, MemtoReg, Jump, Branch, DoBranch;
     wire zero EX, zero MEM, stall;
wire [31:0]RT_ID,RT_EX,RT_MUX;
wire [31:0]Instruction_IF,Instruction_ID;
wire [31:0]Immediately_ID,Immediately_EX;
wire [31:0]Result_EX,Result_MEM,Result_WB,WriteData_MEM;
IM my_IM(.Addr_in(Addr_in),.Instruction(Instruction_IF));//Fatch Instruction
      IF2ID\_Register\ my\_IF2ID(.clk(clk),.instruction(Instruction\_IF),.instruction\_o(Instruction\_ID));\ //IF/ID(Instruction\_IF),.instruction\_o(Instruction\_IF));
       \texttt{Hazard\_Detection} \ \texttt{myDetection} \ (.\texttt{MemRead} \ (\texttt{M\_EX[1])}, .\texttt{RS\_addr} (\texttt{Instrucion\_ID[25:21])}, .\texttt{RT\_addr} (\texttt{Instrucion\_ID[20:16])}, .\texttt{RT\_ID} \ (\texttt{RT\_addr}), .\texttt{stall} (\texttt{stall})); \\
 Control my_Ctrl(.Op(Instrucion_ID[31:26]),.ALUOp(ALUOp),.RegWrite(RegWrite),.RegDst(RegDst),.ALUSrc(ALUSrc),
.MemWrite(MemWrite),.MemRead(MemRead),.MemtoReg(MemtoReg),.Branch(Branch),.Jump(Jump));
     {\tt RF\ my\_RF(.RegWrite(WB\_WB[1]),.RS\_Address(Instruction\_ID[25:21]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Instruction\_ID[20:16]),.RT\_Address(Inst
                              .RD_Address(RD_WB),.RSdata(RS_ID),.RTdata(RT_ID),.RDdata(MUX32b2RDwr),.clk(clk))
      SE my_SE(.data_i(Instrucion_ID[15:0]),.data_o(Immediately_ID));
  TIDZEX_Register my_IDZEX(.clk(clk),.WB({RegWrite,MemtoReg}),.M({Branch,MemRead,MemWrite}),.EX({RegDst,ALUSrc,ALUOp})),
                                                                           (CIR (CER), -BB ((Regulate, -memoreg)), -R((Branch, memecal, memirite)), -ER ((Regulate, -memoreg)), -R(RT_ID), -Immediately (Immediately_ID), -RD ((Instruction_ID(ES:11)), -RD2 (Instruction_ID(ES:11)), -RD2 (Instruction_ID(ES:11)), -RD3 (Instruc
                                                                                                                                  FX
  MUX5b RD_MUX(.data0(EX_RD1),.data1(EX_RD2),.select(RegDst),.data_o(RD_EX));
  ALUCTTL my_ALUCTTl(.funct(Immediately_EX[5:0]),.ALUOp(EX_EX[1:0]),.operation(operation));
 Forwarding_unit myForwarding_unit(.wr_MEM(WB_MEM[1]),.wr_WB(WB_WB[1]),.wr_REG(wr_reg),.RS_ID(RS_addr),.RT_ID(RT_addr),.RD_MEM(RD_MEM),
.RD_WB(RD_WB),.RD_REG(RD_REG),.ForwardA(Forward_RS),.ForwardB(Forward_RT));
  MUX32b_3X1 RS_hazard(.select(Forward_RS),.ID(RS_EX),.MEM(Result_MEM),.WB(MUX32b2RDwr),.REG(WB_REG),.out(RS_MUX));
  MUX32b_3X1 RT_hazard(.select(Forward_RT),.ID(RT_EX),.MEM(Result_MEM),.WB(MUX32b2RDwr),.REG(WB_REG),.out(RT_MUX));
  MUX32b ALU_MUX(.data0(RT_MUX),.datal(Immediately_EX),.select(EX_EX[2]),.data_o(MUX32b2ALU));
  ALU my_ALU(.Sourcel(RS_MUX),.Source2(MUX32b2ALU),.operation(operation),.shamt(Immediately_EX[10:6]),.result(Result_EX),.zero(zero_EX));
 EX2MEM_Register my_EX2MEM(.clk(clk),.WB(WB_EX),.M(M_EX),.ALU_result(Result_EX),.WriteData(RT_MUX),.zero(zero_EX),.RD(RD_EX),
.WB_o(WB_MEM),.M_o(M_MEM),.ALU_result_o(Result_MEM),.WriteData_o(WriteData_MEM),.zero_o(zero_MEM),.RD_o(RD_MEM));
                                                                                                                                  MEM
  and al(DoBranch, zero_MEM, M_MEM[2]);
  DM my_DM(.clk(clk),.Address(Result_MEM),.data(WriteData_MEM),.MemRead(M_MEM[1]),.MemWrite(M_MEM[0]),.DM_data(DMdata_MEM));
  MEM2WB_Register myMEM2WB(.clk(clk),.WB(WB_MEM),.MemData(DMdata_MEM),.ALU_result(Result_MEM),.RD(RD_MEM),.WB_o(WB_WB),.MemData_o(DMdata_WB),
                                                                         .ALU_result_o(Result_WB),.RD_o(RD_WB));
 MUX32b RDwr MUX(.data0(Result WB),.data1(DMdata WB),.select(WB WB[0]),.data o(MUX32b2RDwr));
  always @(posedge clk)begin
WB_REG<=MUX32b2RDwr;
wr_reg<=WB_WB[1];
  RD REG<=RD WB;
```

描述:依照各 stage 加上 3 個 reg, 並連接起來

PC.v:沒有把 PC 額外獨立出來

IM.v

```
module IM(
         //input clk,
//input stall,
         input [31:0]Addr_in,
output[31:0]Instruction
 reg [7:0]Instruction list [83:0];
 assign Instruction=(Instruction list[Addr in], Instruction list[Addr in+1], Instruction list[Addr in+2], Instruction list[Addr in+3]);
initial begin
         //add $t0, $t1, $t1
         {Instruction_list[0],Instruction_list[1],Instruction_list[2],Instruction_list[3]}<=(6'd20,5'd9,5'd9,5'd9,5'd8,5'd0,6'd21);</pre>
         (Instruction list[4], Instruction_list[5], Instruction_list[6], Instruction_list[7]}<={6'd20,5'd10,5'd12,5'd9,5'd0,6'd22};
          (Instruction_list[8], Instruction_list[9], Instruction_list[10], Instruction_list[11]] <= [6'd20,5'd13,5'd2,5'd12,5'd2,6'd23];</pre>
         (Instruction_list[12], Instruction_list[13], Instruction_list[14], Instruction_list[15])<=[6'd20,5'd14,5'd2,5'd14,5'd4,6'd24];
         //xor $t3, $t1, $t2
{Instruction_list[16],Instruction_list[17],Instruction_list[18],Instruction_list[19]}<={6'd20,5'd9,5'd10,5'd11,5'd0,6'd25};
         (Instruction_list[20],Instruction_list[21],Instruction_list[22],Instruction_list[23]}<=(6'd20,5'd12,5'd10,5'd13,5'd0,6'd26);
         {Instruction list[24], Instruction list[25], Instruction list[26], Instruction list[27]}<={6'd43,5'd15,5'd8,16'd2};
         (Instruction_list[28],Instruction_list[29],Instruction_list[30],Instruction_list[31]}<=(6'd35,5'd15,5'd19,16'd2);
          //sw $s4, 4($t7)
         {Instruction_list[32],Instruction_list[33],Instruction_list[34],Instruction_list[35]}<={6'd43,5'd15,5'd20,16'd4};
//sw $t0, 2($t2)
         {Instruction list[36],Instruction list[37],Instruction list[38],Instruction list[39]}<=(6'd43,5'd10,5'd8,16'd2);
         {Instruction_list[40],Instruction_list[41],Instruction_list[42],Instruction_list[43]}<=(6'd35,5'd10,5'd20,16'd3);
```

PC 16、PC 20 會發生 datahazard,因為在 RF 讀取時資料還在 WB 等待下個 clk 寫入 RF,但是寫入後 RF 已經讀取完畢進入下一級,所以取得的資料是錯的。

PC48: \$t6 還在 EX,還沒寫回 RF,但下一級要使用

PC52: \$t7 還在 EX,還沒寫回 RF,但下一級要使用,且\$t6

還在 MEM,還沒寫回 RF,但下一級要使用

PC60: \$s1 在上一個 PC 要被更新,但是還沒更新就取值

PC68: \$t1 在上一個 PC 要被更新,但是還沒更新就取值

IF ID.v

Control.v

```
module Control (
       input [5:0] Op,
       output reg [1:0] ALUOp,
                                              6'd35:begin
       output reg RegDst,
                                                       ALUOp<=2'b00;
       output reg MemRead,
                                                       RegDst<=1;
       output reg MemtoReg,
                                                       MemRead<=1;
       output reg MemWrite,
                                                       MemWrite<=0;
       output reg ALUSrc,
                                                       MemtoReg<=1;
       output reg RegWrite,
                                                       ALUSrc<=1;
       output reg Jump,
                                                       RegWrite<=1;
       output reg Branch
                                                       Jump<=0;
       );
                                                       Branch <= 0;
always @(Op)begin
                                               end
case (Op)
                                               6'd8:begin
        6'd20:begin
                                                       ALUOp<=2'b00;
               ALUOp<=2'b10;
                                                       RegDst<=1;
               RegDst<=0;
                                                       MemRead<=0:
               MemRead<=0;
                                                       MemWrite<=0;
               MemWrite<=0;
                                                       MemtoReg<=0;
               MemtoReg<=0;
                                                       ALUSrc<=1;
               ALUSrc<=0;
                                                       RegWrite<=1;
                RegWrite<=1;
                                                       Jump<=0;
                Jump<=0;
                                                       Branch <= 0;
                Branch<=0;
                                               end
        end
                                               6'd9:begin
        6'd43:begin
                                                       ALUOp<=2'b01;
               ALUOp<=2'b00;
                                                       RegDst<=1;
                RegDst<=1;
                                                       MemRead<=0;
               MemRead<=0;
                                                       MemtoReg<=0;
               MemWrite<=1;
                                                       MemWrite<=0;
               MemtoReg<=0;
                                                       ALUSrc<=1;
               ALUSrc<=1;
                                                       RegWrite<=1;
                RegWrite<=0;
                Jump<=0;
                                                       Jump<=0;
               Branch<=0;
                                                       Branch <= 0;
        end
                                              end
        6'd35:begin
                                               6'd4:begin
               ALUOp<=2'b00;
                                                       ALUOp<=2'b01;
                                              6'd2:begin
                                                      ALUOp<=2'b01;
         6'd4:begin
                                                      RegDst<=0;
                   ALUOp<=2'b01;
                                                      MemRead<=0;
                                                      MemWrite<=0;
                   RegDst<=0;
                                                      MemtoReg<=0;
                   MemRead<=0;
                                                      ALUSrc<=0;
                   MemWrite<=0:
                                                      RegWrite<=0;
                   MemtoReg<=0;
                                                      Jump<=1;
                   ALUSrc<=0;
                                                      Branch<=0;
                   RegWrite<=0;
                                              end
                   Jump<=0;
                                     endcase
                   Branch <= 1;
         end
                                     endmodule
         6'd2:begin
```

```
initial begin
                                                       Register[0]=32'd0;
                                                       Register[1]=32'd11;
                                                       Register[2]=32'd370;
                                                       Register[3]=32'd183;
                                                       Register[4]=32'd91;
                                                       Register[5]=32'd234;
                                                       Register[6]=32'd53;
                                                       Register[7]=32'd124;
module RF(
                                                       Register[8]=32'd317;
        input clk,
                                                       Register[9]=32'd179;
        input RegWrite,
                                                       Register[10]=32'd101;
        input [4:0] RS_Address,
                                                       Register[11]=32'd161;
        input [4:0] RT Address,
                                                       Register[12]=32'd77;
        input [4:0] RD_Address,
                                                       Register[13]=32'd320;
        output reg [31:0] RSdata,
                                                       Register[14]=32'd152;
        output reg [31:0] RTdata,
                                                       Register[15]=32'd10;
        input [31:0] RDdata
                                                       Register[16]=32'd100;
                                                       Register[17]=32'd100;
reg [31:0] Register[31:0];
                                                       Register[18]=32'd245;
                                                       Register[19]=32'd19;
initial begin
always @(RS_Address,RT_Address)begin
                                                       Register[20]=32'd2;
                                                       Register[21]=32'd13;
Register[22]=32'd262;
RSdata=Register[RS_Address];
RTdata=Register[RT Address];
                                                       Register[23]=32'd185;
                                                       Register[24]=32'd180;
end
                                                       Register[25]=32'd180;
                                                       Register[26]=32'd198;
always @(posedge clk)begin
                                                       Register[27]=32'd178;
if (RegWrite) Register [RD_Address] = RDdata;
                                                       Register[28]=32'd235;
                                                       Register[29]=32'd22;
                                                       Register[30]=32'd1000;
                                                       Register[31]=32'd75;
endmodule
                                                       end
```

SE.v

ID EX.v

```
module ID2EX Register(
        input clk,
        input [1:0]WB, //{RegWrite,MemToReg}
        input [2:0]M, //{Branch, MemRead, MemWrite}
        input [3:0]EX, //{RegDst,ALUSrc,ALUOP[1:0]}
        input [4:0]RD1,RD2,RS_addr,RT_addr,
        input [31:0]RS,RT,Immediately,
        output reg [1:0]WB_o,
        output reg [2:0]M_o,
        output reg [3:0]EX_o,
        output reg [4:0]RD1_o,RD2_o,RS_addr_o,RT_addr_o,
        output reg [31:0]RS_o,RT_o,Immediately_o);
initial begin
WB o=0;
M o=0;
EX o=0;
RS o=0;
RT o=0;
Immediately o=0;
RD1 o=0;
RD2 o=0;
RS addr o=0;
RT_addr o=0;
end
always @(posedge clk)begin
WB o<=WB;
M \circ \le M;
EX o<=EX;
RS o<=RS;
RT o<=RT;
Immediately_o<=Immediately;</pre>
RD1 o<=RD1;
RD2 o<=RD2;
RS addr o<=RS addr;
RT_addr_o<=RT_addr;
end
endmodule
```

MUX5b.v

```
module MUX5b(
    input [4:0]data0,
    input [4:0]data1,
    input select,
    output [4:0]data_o);

assign data_o=select?data1:data0;
endmodule

module MUX32b(
    input [31:0]data0,
    input [31:0]data1,
    input select,
    output [31:0]data_o);

assign data_o=select?data1:data0;
endmodule
```

MUX9b.v 沒有獨立成 module

ALUctrl.v

```
module ALUcrtl(
        input [5:0] funct,
input [1:0] ALUOp,
        output reg[5:0] operation
always @ (ALUOp, funct) begin
if(ALUOp[1]==1)begin
        case (funct)
                 6'd21:operation=6'd27;
                 6'd22:operation=6'd28;
                 6'd23:operation=6'd29;
                 6'd24:operation=6'd30;
                 6'd25:operation=6'd31;
                 6'd26:operation=6'd32;
         endcase
end
else if (ALUOp[0]==0) operation=6'd27;
else if (ALUOp[0] == 1) operation=6'd28;
end
endmodule
```

MUX3X1.v

在 ID 發現另一個 hazard,所以改成 4*1

Adder.v

ALU.v

```
module ALU(
        input[31:0] Sourcel,
        input[31:0] Source2,
        input[5:0]operation,
       input[4:0] shamt,
        output reg[31:0]result,
        output zero,
        output reg carry
        );
assign zero=(result==0)?1:0;
always @(Source1, Source2, operation, shamt) begin
case (operation)
       6'd27:begin
                {carry, result}=Source1+Source2;
        6'd28:begin
                {carry, result}=Source1-Source2;
       end
        6'd29:begin
                result=Sourcel>>shamt;
        6'd30:begin
               result=Sourcel<<shamt;
        end
        6'd31:begin
               result=Source1^Source2;
        6'd32:begin
               result=Sourcel&Source2;
        end
endcase
end
endmodule
```

EX_MEM

```
module EX2MEM_Register(
        input clk, zero,
        input [1:0]WB, //{RegWrite, MemToReg}
        input [2:0]M, //{Branch, MemRead, MemWrite}
        input [4:0]RD,
        input [31:0]ALU result, WriteData,
        output reg zero_o,
        output reg [1:0]WB_o,
        output reg [2:0]M_o,
        output reg [4:0]RD o,
        output reg [31:0]ALU_result_o, WriteData_o);
initial begin
WB o=0;
M o=0;
ALU result o=0;
WriteData o=0;
zero_o=0;
RD_o=0;
end
always @(posedge clk)begin
WB o <= WB;
M o<=M;
ALU_result_o<=ALU_result;
WriteData_o<=WriteData;
zero_o<=zero;
RD o<=RD;
end
endmodule
```

DM.v

```
module DM(
        input clk,
        input [31:0] Address,
        input [31:0] data,
        input MemRead,
        input MemWrite,
        output reg [31:0] DM_data
reg [7:0]Mem[127:0];
integer i;
initial begin
        for (i=0; i<128; i=i+1) begin
                 Mem[i]=8'd0;
end
always @ (negedge clk) begin
if (MemWrite) {Mem[Address], Mem[Address+1], Mem[Address+2], Mem[Address+3]}=data;
if (MemRead) DM data={Mem[Address], Mem[Address+1], Mem[Address+2], Mem[Address+3]};
end
endmodule
```

MEM_WB

```
module MEM2WB Register(
        input clk,
        input [1:0]WB, //{RegWrite,MemToReg}
        input [4:0]RD,
        input [31:0]MemData, ALU_result,
        output reg [1:0]WB_o,
        output reg [4:0]RD_o,
        output reg [31:0]MemData o, ALU result o);
initial begin
WB o=0;
MemData o=0;
ALU_result_o=0;
RD o=0;
end
always @(posedge clk)begin
WB o<=WB;
MemData_o<=MemData;</pre>
ALU result o<=ALU result;
RD o<=RD;
end
endmodule
```

Forwarding.v


```
module Forwarding unit (
         input wr MEM, wr WB, wr REG,
        input [4:0]RS ID, RT ID, RD MEM, RD WB, RD REG,
        output reg [1:0] ForwardA, ForwardB);
initial begin
ForwardA=2'b00;
ForwardB=2'b00;
end
always @(wr_MEM,wr_WB,RS_ID,RT_ID,RD_MEM,RD_WB)begin
ForwardA=2'b00;
ForwardB=2'b00;
if (RD WB!=0) begin
        if (wr REG==1) begin
                 if (RS_ID == RD_REG) ForwardA=2'b11;
                 if (RT_ID == RD_REG) ForwardB=2'b11;
         end
        if (wr WB==1) begin
                 if (RS ID == RD WB) ForwardA=2'b01;
                 if (RT ID == RD WB) ForwardB=2'b01;
         end
        if (wr_MEM==1) begin
                 if (RS_ID == RD_MEM) ForwardA=2'b10;
                 if (RT ID == RD MEM) ForwardB=2'b10;
        end
end
end
endmodule
```

和課本一樣

Hazard.v


模擬結果

第一題 R-format



- add \$t0, \$t1, \$t1
 179+179=358->R[8]
- 2. sub \$t1, \$t2, \$t4 101-77=24 ->R[9]
- 3. srl \$t4, \$t5, 2 320>>2=26 ->R[12]
- 4. sll \$t6, \$t6, 4 152<<4=2432 ->R[14]
- 5. xor \$t3, \$t1, \$t2 24xor101 =125 ->R[11]
- 6. and \$t5, \$t4, \$t2 80and320=64 ->R[13]

- sw \$t0, 2(\$t7)
 R[8]->M[12] = 358->0 0 1
 102
- 2. lw \$s3, 2(\$t7) M[12]->R[19] = 0 0 1 102 = 358
- 3. sw \$s4, 4(\$t7) R[20]->M[14] = 2->0 0 0 2
- 4. sw \$t0, 2(\$t2) R[8]->M[103] =358 -> 0 0 1 102
- 5. lw \$s4, 3(\$t2) M[104]->R[20]



- 1. add \$t6, \$t5, \$t4 64+80=144->R[14]
- 2. sub \$t7, \$t6, \$t5 144-64=80->R[15]
- 3. add \$t3, \$t6, \$t7 144+80=224->R[11]
- 4. lw \$s1, 2(\$t2) M[103]->R[17]=358
- 5. sw \$s1, 2(\$t5) R[17]->M[66] = 0 0 1 102
- 6. lw \$t1, 2(\$t5) M[66]->R[9] = 358
- 7. add \$t2, \$t1, \$t1 358+358=716 ->R[10]

個人心得

這次的 project 卡了很久,真的寫到心很累,最後面 hazard detection 好像有些時序問題但我沒辦法解決,至少算出的值是對的 就好了。覺得時序問題真的很麻煩,沒辦法找到確切的問題所在,要查很久。