


Practice Sheet 3
CSE 112 Computer Organization

Q1.


The figure below depicts the entire memory space of a microprocessor. Each memory address occupies one byte.




- What is the size (in bytes, KB, or MB) of the memory space? What is the address bus size of the microprocessor?
- If we have a memory chip of 4MB, how many bits do we require to address 4MB of memory?
- We want to connect the 4MB memory chip to the microprocessor. For optimal implementation, we must place those 4MB in an address range where every single address shares some MSBs (e.g.: 0x1C00000 to 0x1FFFFFFF). In other words, the starting address where this chip is mapped must be a multiple of 4MB. Find the list of all the possible address ranges that the 4MB memory chip can occupy. You can only use the non-occupied portions of the memory space.

Solution:

- a) Address bus size = 6 bits
Data bus size = 8 bits



- b) Address bus size = 4 bits
Data bus size = 16 bits



Q3.

Which of the following snippets of code has better temporal locality. Explain.

a.

```
for(i = 0; i < 10; i++)
    for(j = 0; j < 10; j++)
        a[j] = b[j];
```

b.

```
for(j = 0; j < 10; j++)
    for(i = 0; i < 10; i++)
        a[j] = b[j];
```

Solution: In part A, the array is indexed by the fastest moving variable. The access pattern looks like

A[0], A[1], A[2], ..., A[9], A[0], A[1], ..., A[9], ...

In part B, the array is indexed by the slowest moving variable. The access pattern looks like

A[0], A[0], ... A[0], A[1], A[1], ..., A[1], ...

Therefore pattern B has better temporal locality as the same address is accessed again and again.

Q4.

Suppose you have a 32 bit processor that has a byte addressable memory. This processor has a 512 byte fully-associative cache, with 16 byte cache lines. The cache uses LRU (least recently used) replacement policy.

- What is the total number of cache lines?
- How many sets does this cache have?
- How many cache-line in each set?
- How many bits are required for tag, index and cache-line offset?
- Mark which segments of the address denote tag, index and cache-line offset.

Solution:

- Total number of cache lines = $\text{Cache_size} / \text{size_of_cache_line} = 512 / 16 = 32$
- Since this is a fully associative cache, it only has a single set.
- All the cache lines belong to the one and only set, Therefore 32 lines in the set.
- Cache_offset_bits = d
 $2^d = (\text{size_of_cache_line} / \text{size_of_single_memory_address})$
 $2^d = 16 / 1$
 $2^d = 2^4$
 $d = 4 \text{ bits}$

Index_bits = i

$2^i = \text{number of sets in cache}$

Number of sets = $(\text{cache_size} / (\text{cache_line_in_each_set} * \text{size_of_cache_line}))$

(number of sets in fully associative cache = 1)

$2^d = 1$

$2^d = 2^0$

$d = 0 \text{ bits}$

Tag = address_size - Index_bits - Cache_offset_bits

Tag = $32 - 0 - 4$

Tag = 28 bits

- Address will be broken down in the following manner:

