Designs ran on ASAP7 PDK Platform – Test 2

All the documentation is also drafted in my Github Forked Repository >> **7nmcontest** branch >> **7nmdesigncontest.md** file.

https://github.com/KunalKokate/OpenROAD-flow-scripts/tree/7nmcontest

AIM.

To improve the timing parameters below by making changes in CTS script:

- 1. Overall Performance Elapsed Runtime
- 2. CPU User Time
- 3. CTS Elapsed Seconds to run CTS Stage

All the parameters to look are highlighted in **bold**.

Description:

In this document, the idea is to modify the OpenROAD scripts for improvement of CTS timings. I plan to improve the overall runtime for a design by modifying the Clock Tree Synthesis TCL script.

To do so, I have updated the scripts/cts.tcl file to improve the **Overall Performance Elapsed Runtime, CPU User Time**, and **CTS Elapsed Seconds to run CTS Stage**

Steps taken:

- Goto OpenROAD-flow-scripts/flow/scripts
- Gedit cts.tcl
- Updated the process user settings if loop with for loop.
 And saved the file.

Before:

```
Code -
if { [info exists ::env(SETUP_SLACK_MARGIN)] && $::env(SETUP_SLACK_MARGIN)
> 0.0} {
 puts "Setup slack margin $::env(SETUP_SLACK_MARGIN)"
 append additional_args " -setup_margin $::env(SETUP_SLACK_MARGIN)"
if { [info exists ::env(HOLD_SLACK_MARGIN)] && $::env(HOLD_SLACK_MARGIN)
 puts "Hold slack margin $::env(HOLD_SLACK_MARGIN)"
 append additional_args " -hold_margin $::env(HOLD_SLACK_MARGIN)"
        ations 📝 *cts.tcl (~/contest/Open... 🕒 kunal
-tett $::env(CELL_PAD_IN_SITES_DETAIL_PLACEMENT)
-right $::env(CELL_PAD_IN_SITES_DETAIL_PLACEMENT)
detailed_placement
estimate_parasitics -placement
puts "Repair setup and hold violations...
 puts "Setup slack margin
append additional_args "
  { [info exists ::env(HOLD_SLACK_MARGIN)] && $::env(HOLD_SLACK_MARGIN) > 0.0} {
  append additional args
repair timing {*}$additional args
report_metrics "cts final"
if { [info exists ::env(POST_CTS_TCL)] } {
    source $::env(POST_CTS_TCL)
if {![info exists save_checkpoint] || $save_checkpoint} {
   if ([info exists ::env[GALLERY_REPORT]] && $::env(GALLERY_REPORT) != 0} {
      write_ofe* $::env(RESULTS_DIR)/4 1_cts.der
  write_db $::env(RESULTS_DIR)/4_1_cts.odb
write_sdc $::env(RESULTS_DIR)/4_cts.sdc
```

After:

```
Code -
foreach var {SETUP_SLACK_MARGIN HOLD_SLACK_MARGIN} {
  if {[info exists ::env($var)] && $::env($var) > 0.0} {
    puts "${var} slack margin $::env($var)"
     append additional_args " -${var:I}_margin $::env($var)"
                    📝 *cts.tcl (-
 report_metrics "cts po:
utl::pop_metrics_stage
set_placement_padding -global \
-left $::env(CELL_PAD_IN_SITES_DETAIL_PLACEMENT) \
-right $::env(CELL_PAD_IN_SITES_DETAIL_PLACEMENT) \
detailed_placement
estimate_parasitics -placement
puts "Repair setup and hold violations..."
  process user settings
et additional args
Replaced the if loop with for loop to iterate over
oreach var (SETUP_SLACK_MARGIN HOLD_SLACK_MARGIN)
if ([info exists::env(§var) | & $::env(§var) > 0
      puts "${var} slack margin $::env($var)"
append additional_args " -${var:1}_margin $::env($var)'
repair_timing {*}$additional_args
report_metrics "cts final
if { [info exists ::env(POST_CTS_TCL)] } {
    source $::env(POST_CTS_TCL)
if {![info exists save_checkpoint] || $save_checkpoint} {
   if {[info exists ::env(GALLERY_REPORT) | 56 $::env(GALLERY_REPORT) | = 0} {
      write def $::env(ESULTS_DR)/4 | cts.def
```

This code uses a **foreach** loop to iterate over the environment variables **SETUP_SLACK_MARGIN** and **HOLD_SLACK_MARGIN**. Inside the loop, it checks if the variables exist and their values are greater than 0.0. If they do, it prints a message and appends

their values to the additional_args variable using the append command. Note that \${var:l} converts the first letter of the variable name to lowercase and appends the string _margin to it.

This code eliminates the need for separate **if statements**, and thus simplifies the code.

After making the changes and saving the file. I ran the same designs again to see the improvement in the timings as illustrated below:

TEST 2: Runtimes of all the designs after modifying the CTS TCL Script in ORFS


GCD Design

Overall Performance time

Elapsed time: 0:01.61[h:]min:sec. CPU time: user 1.25 sys 0.12 (85%). Peak memory: 322660KB.

cp results/asap7/gcd/base/6_1_merged.gds results/asap7/gcd/base/6_final.gds

```
Log
                 Elapsed seconds
3_4_resizer
                       148
                          112
2_3_tdms_place
6_1_merge
                        121
5_2_TritonRoute
                         2313
3_1_place_gp_skip_io
                           120
2_4_mplace
                        118
1_1_yosys
                       246
5_1_fastroute
                        131
3_5_opendp
                         128
3 3 place qp
                         182
2_2_floorplan_io
                         125
6_report
                      414
2_5_tapcell
                       117
2_1_floorplan
                        143
3_2_place_iop
                         139
4_1_cts
                      283
4_2_cts_fillcell
                       118
                       122
2_6_pdn
```




Timing report from 4_1_cts.log

Elapsed time: 0:04.43[h:]min:sec. CPU time: user 4.36 sys 0.06 (99%). Peak memory: 197336KB.

```
Elapsed time: 0:03.07[h:]min:sec. CPU time: user 2.94 sys 0.13 (100%). Peak memory: 477272KB. cp results/asap7/ibex/base/6_1_merged.gds results/asap7/ibex/base/6_final.gds
```

```
Elapsed seconds
Log
3_4_resizer
                       1041
2_3_tdms_place
                          131
6_1_merge
                        187
5 2 TritonRoute
                         37067
3_1_place_gp_skip_io
                           494
2_4_mplace
                        126
1_1_yosys
                       5764
5_1_fastroute
                        2020
3_5_opendp
                         459
3_3_place_gp
                        3874
2_2_floorplan_io
                         127
6_report
                      3717
2_5_tapcell
                       122
2_1_floorplan
                        303
3_2_place_iop
                         126
4_1_cts
                      5613
4_2_cts_fillcell
                       146
2_6_pdn
                       150
```



Timing report from 4_1_cts.log

Elapsed time: 1:33.33[h:]min:sec. CPU time: user 93.20 sys 0.13 (100%). Peak memory: 297076KB

RISCV32i Design

```
Elapsed time: 0:02.48[h:]min:sec. CPU time: user 2.38 sys 0.09 (99%). Peak memory: 445452KB.
cp results/asap7/riscv32i/base/6_1_merged.gds results/asap7/riscv32i/base/6_final.gds
Log
                                 Elapsed seconds
                                             497
3 4 resizer
2_3_tdms_place
                                                  121
6_1_merge
                                               168
5_2_TritonRoute
                                               27441
3_1_place_gp_skip_io
                                                     116
2_4_mplace
                                              8111
1_1_yosys
                                            1758
5_1_fastroute
                                               793
3_5_opendp
                                                365
3_3_place_gp
                                               2136
2_2_floorplan_io
                                                 119
6_report
                                           1804
2_5_tapcell
                                             114
1_1_yosys_hier_report
                                                    2435
2_1_floorplan
                                               183
3_2_place_iop
                                                117
4_1_cts
                                          1824
4_2_cts_fillcell
                                             150
                                             136
2 6 pdn
                  ermotespark.com/view/rdpdirect.html?server=165.22.245.122&port=3389&user=&pwd=&keyboard=1033&width=0&height=0&fullBrowser=Full%20browser&fullScreen=
                                                                                                                                                                                                            E
                                                                                                                                                                                                                        20:50 kunalg12:
                                                                       kunalkokate03@openroad-on-cloud-04: ~/contest/OpenROAD-flow-scripts/flow
File Edit View Search Terminal Help

[INFO] Reporting cells prior to loading DEF ...

[INFO] Reading DEF ...

[INFO] Clearing cells...

[INFO] Merging GDS/OAS files...

.../platforms/asap7/gds/asap7sc7p5t_28_R_220121a.gds

[INFO] Copying toplevel cell 'riscv_top'

WARNING: no fill config file specified

[INFO] Found GDS_ALLOW_EMPTY variable.

[INFO] Found GDS_ALLOW_EMPTY variable.

[WARNING] LEF Cell 'fakeram7_256x32' ignored. Matches GDS_ALLOW_EMPTY.

[INFO] Necking for orphan cell in the final layout...

[INFO] No orphan cells

[INFO] Writino out GDS/OAS 'results/asap7/riscv32i/base/6 1_merged.dds'

Elapsed time: 0:02.48[h:]min:sec. CPU time: user 2.38 sys 0.09 (99%). P
      Edit View Search Terminal Help
 lapsed time: 0:02.48[h:]min:sec. CPU time: user 2.38 sys 0.09 (99%). Peak memory: 445452KB.
 p results/asap//riscv3/1/base/b_1_merged.gds results/asap//riscv3/1/base/b_tinal.gds
.og Elapsed seconds
  og
_4_resizer
_3_tdms_place
     _merge
_TritonRoute
   1_place_gp_skip_io
4_mplace
    _ .
_yosys
_fastroute
   5_opendp
3_place_gp
2_floorplan_io
                                            119
1804
                                            114
2435
     _tapcett
_yosys_hier_report
_floorplan
_place_iop
                                             183
117
  1 cts
  2 cts fitteett
6_pdn
unalkokate03@openroad-on-cloud-04:~/contest/OpenROAD-flow-scripts/flow$
```

Timing report from 4_1_cts.log

Elapsed time: 0:30.24[h:]min:sec. CPU time: user 30.12 sys 0.11 (99%). Peak memory: 296780KB.