


Q1-Design a Full subtractor using Xilinx 7.1e ISE and print the simulation output waveform,RTL view and Design summary.

DESCRIPTION

The Verilog code provided implements a Full Subtractor module, a fundamental component in digital circuit design for arithmetic operations. The module takes three inputs: A, B, and Cin, representing the minuend, subtrahend, and borrow-in, respectively, and produces two outputs: Diff for the difference and Bout for the borrow-out. The difference output is computed using XOR gates to perform the subtraction operation on the inputs. The borrow-out is determined through a combination of AND and OR gates, considering various combinations of the input signals A, B, and Cin. This code encapsulates the behavior of a Full Subtractor circuit and can be synthesized and simulated using Xilinx ISE to verify its functionality, visualize its RTL view, and obtain design summary information.

WAVEFORM:




CODING:

```

1  module full_subtractor( D, Bout,a,b,Bin);
2      input a,b,Bin;
3      output D,Bout;
4      assign D = a ^ b ^ Bin;
5      assign Bout = (~a & b) | (~(a ^ b) & Bin);
6  endmodule

```

RTL VIEW:



TEST BENCH:

```

15 module full_subtractor_v;
16 reg a; reg b; reg Bin;
17 wire D; wire Bout;
18 full_subtractor uut (
19     .D(D), .Bout(Bout), .a(a), .b(b), .Bin(Bin) );
20 initial begin
21     a = 0; b = 0; Bin = 0; #100;
22     a = 0; b = 0; Bin = 1; #100;
23     a = 0; b = 1; Bin = 0; #100;
24     a = 0; b = 1; Bin = 1; #100;
25     a = 1; b = 0; Bin = 0; #100;
26     a = 1; b = 0; Bin = 1; #100;
27     a = 1; b = 1; Bin = 0; #100;
28     a = 1; b = 1; Bin = 1; #100;
29 end
30 endmodule

```

Q2- Design and Simulate 4X16 Decoder.

DESCRIPTION

This Verilog code implements a 4x16 Decoder module, a crucial component in digital circuit design for selecting one out of sixteen possible outputs based on a 4-bit input. The module takes a 4-bit input signal `input_select`, which is used to determine which output line is activated. The output `output_data` is a 16-bit vector where only one bit is active (logic high) at a time, corresponding to the selected input. Each output line is assigned based on the input value using ternary operators, ensuring that only one output line is activated at a time. This module can be synthesized and simulated using Xilinx ISE to verify its functionality and visualize its RTL view, providing insights into its operation and design summary details.

CODE:

```
module decoder(x,y,z,w,e,d);
input w,x,y,z,e;
output [15:0]d;
assign d[0]= (~x) & (~y) & (~z) & (~w) & (e) ;
assign d[1]= (~x) & (~y) & (~z) & (w) & (e) ;
assign d[2]= (~x) & (~y) & (z) & (~w) & (e) ;
assign d[3]= (~x) & (~y) & (z) & (w) & (e) ;
assign d[4]= (~x) & (y) & (~z) & (~w) & (e) ;
assign d[5]= (~x) & (y) & (~z) & (w) & (e) ;
assign d[6]= (~x) & (y) & (z) & (~w) & (e) ;
assign d[7]= (~x) & (y) & (z) & (w) & (e) ;
assign d[8]= (x) & (~y) & (~z) & (~w) & (e) ;
assign d[9]= (x) & (~y) & (~z) & (w) & (e) ;
assign d[10]= (x) & (~y) & (z) & (~w) & (e) ;
assign d[11]= (x) & (~y) & (z) & (w) & (e) ;
assign d[12]= (x) & (y) & (~z) & (~w) & (e) ;
assign d[13]= (x) & (y) & (~z) & (w) & (e) ;
assign d[14]= (x) & (y) & (z) & (~w) & (e) ;
assign d[15]= (x) & (y) & (z) & (w) & (e) ;
endmodule
```

WAVE FORM:



Q3- Design an ALU for any eight operations

DESCRIPTION

This Verilog code presents the design of an Arithmetic Logic Unit (ALU) capable of performing eight operations. The module accepts a 4-bit operation code `op_code`, two 8-bit operands `operand1` and `operand2`, and outputs an 8-bit result `result` along with a zero flag `zero_flag`. The supported operations are addition, subtraction, bitwise AND, bitwise OR, bitwise XOR, left shift, right shift, and passing `operand1`. The ALU operates based on the `op_code` provided, executing the corresponding operation. Additionally, the zero flag is set if the result is zero. This Verilog module can be synthesized and simulated to validate its functionality, ensuring it correctly performs the specified arithmetic and logic operations.

```


module ALU_015(out, s, a,b);
input [2:0] s;
input a,b;
output reg out;
always@(a,b,s)
begin
case (s)
3'b000:out=a^b;
3'b001:out=a&b;
3'b010:out=a|b;
3'b011:out=~(a^b);
3'b100:out=~(a&b);
3'b101:out=~ (a|b);
3'b110:out=a+b;
3'b111:out=a-b;
endcase
end
endmodule

```

```

module alu_td_015_v;
reg [2:0] s;
reg a;
reg b;
wire out;
ALU uut (
.out(out),
.s(s),
.a(a),
.b(b)
);
initial begin
s = 0; a = 0; b = 0; #100;
s = 3'b000; a = 0; b = 1; #100;
s = 3'b001; #100;
s = 3'b010; #100;
s = 3'b011; #100;
s = 3'b100; #100;
s = 3'b101; #100;
s = 3'b110; #100;

```



Xilinx - Project Navigator - C:\Users\kunal\Downloads\vlsi_lab\ex3\mux\mux.isc - [Design Summary]

File Edit View Project Source Process Simulation Window Help

Sources in Project:

- xc3s100e-4vq100
 - ALU (ALU.v)
 - alu_td_015_v (alu_td.v)
 - mux8x1 (mux8x1.v)
 - mux2x1 (mux2x1.v)
 - mux4x1 (mux4x1.v)

Processes for Source: "ALU"

- Create New Source
- View Design Summary
- Design Utilities
 - Create Schematic Symbol
 - Launch ModelSim Simulator
 - View Command Line Log File
 - View HDL Instantiation Template
 - User Constraints

Design Overview for ALU

Property	Value
Project Name:	c:\users\kunal\downloads\vlsi_lab\ex3\mux
Target Device:	xc3s100e
Report Generated:	Sunday 02/18/24 at 12:36
Printable Summary (View as HTML)	ALU_summary.html

Device Utilization Summary (estimated values)

Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slices:	2	960	0%	
Number of 4 input LUTs:	3	1920	0%	
Number of bonded IOBs:	6	66	9%	

Performance Summary

Property	Value
Data Not Yet Available	

Failing Constraints

Constraint(s)	Requested	Actual	Logic Levels
Data Not Yet Available			

mux2x1.v mux2x1.ngr mux4x1.v mux4x1.ngr mux8x1.v mux8x1.ngr ALU.v alu_td.v Design Sum...

Q4- Design and Simulate MOD-10 counter using T-FF in suitable modeling.

DESCRIPTION

This Verilog code implements a MOD-10 counter using T flip-flops, essential for counting modulo-10 (0 to 9) in digital circuit design. The module takes a clock signal `clk` and a reset signal `reset` as inputs. It outputs a 4-bit count value `count`, representing numbers from 0 to 9. Within the module, a `next_count` register is used to store the next count value. On each positive edge of the clock or a positive edge of the reset signal, the next count value is updated. If the reset signal is asserted, the count is reset to 0; otherwise, it increments by 1. Additionally, there's an assignment to toggle flip-flops based on the count value, ensuring the count cycles through 0 to 9 correctly. This Verilog module can be synthesized and simulated using Xilinx ISE to validate its functionality and observe its RTL view, providing insights into its design and operation.

```

module rcc_mod10_015(qbar,q,x,rst,clk);
input x;
wire [3:0] t;
assign t[0]=x;
input rst,clk;
output [3:0] qbar,q;
wire a,b;
tff T1(qbar[0],q[0],t[0],rst,clk);
and a1(t[1],qbar[3],q[0]);
and a2(t[2],q[1],q[0]);
and a3(a,t[2],q[2]);
and a4(b,q[0],q[3]);
or a5(t[3],a,b);
tff T2(qbar[1],q[1],t[1],rst,clk);
tff T3(qbar[2],q[2],t[2],rst,clk);
tff T4(qbar[3],q[3],t[3],rst,clk);

endmodule

```

TESTBENCH CODE

```

module rcc10_td_015_v;
reg x;
reg rst;
reg clk;
wire [3:0] qbar;
wire [3:0] q;
rcc_mod10 uut (
.qbar(qbar),
.q(q),
.x(x),
.rst(rst),
.clk(clk)
);
initial begin
x = 0;
rst = 1;
clk = 0;
#50;
x=1;rst=0;
end

```

SIMULATION OUTPUT

Messages		
/rcc10_td_015_v/x	1	
/rcc10_td_015_v/rst	0	
/rcc10_td_015_v/clk	0	
/rcc10_td_015_v/qbar	1111	1111 1110 1101 1100 1011 1010 1001 1000 0111 0110
/rcc10_td_015_v/q	0000	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001

Q5- Draw the CMOS logic circuit for the following boolean expression $A(D+E)+BC$.

DESCRIPTION

The CMOS logic circuit for the Boolean expression $A(D+E) + BC$ comprises multiple gates interconnected to compute the expression's result. It consists of an AND gate, an OR gate, and multiple inputs, each representing a variable in the expression. The expression is divided into two terms: $A(D+E)$ and BC . The first term $A(D+E)$ involves an OR gate computing the sum of D and E , which is then ANDed with A . The second term BC is processed by an AND gate. Finally, the results of both terms are combined using an OR gate to produce the final output. This CMOS circuit diagram accurately represents the Boolean expression $A(D+E) + BC$, demonstrating its functionality in logic computation.

EXPERIMENT 5 POST LAB QUESTION

VERILOG CODE

```
module post_15(A, B, C, D, E, F);
    input A;
    input B;
    input C;
    input D;
    input E;
    output F;
    swtich_nor g1 (D,E,w1);
    switch_not n1 (w1,w1not);
    switch_nand g2 (A,w1not,w2);
    switch_not n2 (w2,w2not);
    switch_nand g3 (B,C,w3);
    switch_not n3 (w3,w3not);
    swtich_nor g4 (w3not, w2not,F);

endmodule
```

TESTBENCH CODE

```
module post_td_v_15;
    reg A;reg B;reg C;reg D;reg E;
    wire F;
    post uut (
        .A(A),
        .B(B),
        .C(C),
        .D(D),
        .E(E),
        .F(F)
    );
    initial begin
        A = 0;B = 0;C = 0;D = 0;E = 0;#100;
        A = 0;B = 0;C = 0;D = 0;E = 1;#100;
        A = 0;B = 0;C = 0;D = 1;E = 0;#100;
        A = 0;B = 0;C = 0;D = 1;E = 1;#100;
        A = 0;B = 0;C = 1;D = 0;E = 0;#100;
        A = 0;B = 0;C = 1;D = 1;E = 1;#100;
        A = 0;B = 1;C = 0;D = 0;E = 0;#100;
        A = 0;B = 1;C = 0;D = 0;E = 1;#100;
    end
endmodule
```

SIMULATION OUTPUT



Q6.i- Compare the area, delay and power report of ripple carry & carry look-ahead adder using Suitable synthesizer.

Q6.ii-Design 4-bit Carry Save Adder using Verilog and verify the functional verification.

DESCRIPTION

The Verilog module implements a 4-bit Carry Save Adder (CSA) which computes the sum of two 4-bit operands, A and B. The module outputs two 4-bit partial sums (P and G) and a 1-bit carry-out. The CSA operates in three stages: generate (G), propagate (P), and carry (C). In the generate stage, G_i represents where both bits generate a carry, calculated as the bitwise AND of corresponding bits in A and B. In the propagate stage, P_i represents where at least one bit generates a carry, calculated as the bitwise XOR of corresponding bits in A and B. The carry-out is computed as the OR of all generate bits shifted by one position. This Verilog module enables functional verification to ensure accurate computation of the sum with proper handling of carries and propagation.

EXPERIMENT 6 POST LAB QUESTION 2 CARRY SAVE ADDER

6.5 VERILOG CODE

```

module csa_15(a,b,c,d, sum,cout);
input [3:0] a, b,c,d;
output [4:0] sum;output cout;
wire [3:0] s0,s1;wire [3:0] c0, c1;
fa fa0( .a(a[0]), .b(b[0]), .cin(c[0]), .sum(s0[0]), .cout(c0[0]));
fa fa1( .a(a[1]), .b(b[1]), .cin(c[1]), .sum(s0[1]), .cout(c0[1]));
fa fa2( .a(a[2]), .b(b[2]), .cin(c[2]), .sum(s0[2]), .cout(c0[2]));
fa fa3( .a(a[3]), .b(b[3]), .cin(c[3]), .sum(s0[3]), .cout(c0[3]));
fa fa4( .a(d[0]), .b(s0[0]), .cin(1'b0), .sum(sum[0]), .cout(c1[0]));
fa fa5( .a(d[1]), .b(s0[1]), .cin(c0[0]), .sum(s1[0]), .cout(c1[1]));
fa fa6( .a(d[2]), .b(s0[2]), .cin(c0[1]), .sum(s1[1]), .cout(c1[2]));
fa fa7( .a(d[3]), .b(s0[3]), .cin(c0[2]), .sum(s1[2]), .cout(c1[3]));
ripple ripple1 (.a(c1[3:0]),.b({c0[3],s1[2:0]}), .cin(1'b0),.sum(sum[4:1]), .cout(cout));
endmodule

```

6.6 TESTBENCH CODE

```

module csatb_015_v;
reg [3:0] a;
reg [3:0] b;
reg [3:0] c;
reg [3:0] d;
wire [4:0] sum;
wire cout;
csa uut (
    .a(a),
    .b(b),
    .c(c),
    .d(d),
    .sum(sum),
    .cout(cout)
);
initial begin
    a = 0;b = 0;c = 0;d = 0;
    #100 a=4'd10;b=4'd10;c=4'd0;d=4'd0;
end
endmodule

```

6.7 SIMULATION OUTPUT

Messages					
+ ◆	/csatb_015_v/a	1010	0000	1010	
+ ◆	/csatb_015_v/b	1010	0000	1010	
+ ◆	/csatb_015_v/c	0000	0000		
+ ◆	/csatb_015_v/d	0000	0000		
+ ◆	/csatb_015_v/sum	10100	00000	10100	
◆	/csatb_015_v/cout	St0			

4-Bit Carry Look Ahead Adder :

TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

No clock signals found in this design

Timing Summary:

Speed Grade: -4

Minimum period: No path found

Minimum input arrival time before clock: No path found

Maximum output required time after clock: No path found

Maximum combinational path delay: 11.085ns

```
=====
*                               Final Report                               *
=====

Final Results
RTL Top Level Output File Name      : carrylookaheadadder.ngc
Top Level Output File Name          : carrylookaheadadder
Output Format                        : NGC
Optimization Goal                    : Speed
Keep Hierarchy                      : NO

Design Statistics
# IOs                                : 14

Cell Usage :
# BELS                                : 6
#   LUT2                              : 1
#   LUT3                              : 2
#   LUT4                              : 3
# IO Buffers                          : 14
#   IBUF                              : 9
#   -----
```

4-Bit Carry Save Adder :

* Final Report *	
Final Results	
RTL Top Level Output File Name	: csa_15.ngr
Top Level Output File Name	: csa_15
Output Format	: NGC
Optimization Goal	: Speed
Keep Hierarchy	: NO
Design Statistics	
# IOs	: 14
Cell Usage :	
# BELS	: 9
# LUT2	: 1
# LUT3	: 7
# LUT4	: 1
# IO Buffers	: 14
# IBUF	: 9

TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

No clock signals found in this design


Timing Summary:

Speed Grade: -4

Minimum period: No path found
Minimum input arrival time before clock: No path found
Maximum output required time after clock: No path found
Maximum combinational path delay: 14.468ns

Q7.i -Draw the architecture of 4-bit Wallace Tree Multiplier.

Wallace Tree Multiplier Architecture



Q7.ii-Design a 4-bit Wallace tree multiplier and verify the design using a suitable simulation tool.

DESCRIPTION

The Verilog module implements a 4-bit Wallace Tree Multiplier, which efficiently computes the product of two 4-bit operands, A and B. The module outputs an 8-bit product P. The Wallace Tree Multiplier architecture consists of three main stages: partial product generation, reduction tree, and final addition. In the partial product generation stage, each bit of the multiplier (B) is multiplied by each bit of the multiplicand (A), resulting in a matrix of partial products. The reduction tree then reduces the number of partial products using a tree structure to minimize the number of additions required. Finally, the reduced partial products are added together to obtain the final product. Functional verification of the Wallace Tree Multiplier can be performed using simulation tools such as ModelSim or Vivado Simulator. Testbench stimuli are generated to cover various input combinations and edge cases, and simulation waveforms are analyzed to ensure that the output product matches the expected result for each set of input operands. This verification process validates the correct operation of the 4-bit Wallace Tree Multiplier design.

EXPERIMENT 7 POST LAB QUESTION

VERILOG CODE

```
module wtm_015(p, a,b);
output [7:0] p;
input [3:0] a,b;
wire s11,s12,s13,s14,s15,s22,s23,s24,s25,s26,s32,s33,s34,s35,s36,s37;
wire c11,c12,c13,c14,c15,c22,c23,c24,c25,c26,c32,c33,c34,c35,c36,c37;
wire [6:0] p0,p1,p2,p3;
assign p0 = a & {4{b[0]}};
assign p1 = a & {4{b[1]}};
assign p2 = a & {4{b[2]}};
assign p3 = a & {4{b[3]}};
assign p[0] = p0[0];
assign p[1] = s11;
assign p[2] = s22;
assign p[3] = s32;
assign p[4] = s34;
assign p[5] = s35;
assign p[6] = s36;
assign p[7] = s37;
ha ha11(s11,c11,p0[1],p1[0]);
fa fa12(s12,c12,p0[2],p1[1],p2[0]);
fa fa13(s13,c13,p0[3],p1[2],p2[1]);
fa fa14(s14,c14,p1[3],p2[2],p3[1]);
ha ha15(s15,c15,p2[3],p3[2]);
ha ha22(s22,c22,c11,s12);
fa fa23(s23,c23,p3[0],c12,s13);
fa fa24(s24,c24,c13,c32,s14);
fa fa25(s25,c25,c14,c24,s15);
fa fa26(s26,c26,c15,c25,p3[3]);
ha ha32(s32,c32,c22,s23);
ha ha34(s34,c34,c23,s24);
ha ha35(s35,c35,c34,s25);
ha ha36(s36,c36,c35,s26);
ha ha37(s37,c37,c36,c26);
endmodule
```

TESTBENCH CODE

```
module wtm_tb_015_v;
reg [3:0] a;
reg [3:0] b;
wire [7:0] p;
wtm uut (
.P(p),
.a(a),
.b(b)
);
initial begin
a = 0;
b = 0;
#100;a=4'b1101;b=4'b0101;
#100;a=4'b0110;b=4'b0111;
#100;a=4'b1000;b=4'b0110;
end
endmodule
```

SIMULATION OUTPUT

Messages					
+ /wtm_tb_015_v/a	1000	0000	1101	0110	1000
+ /wtm_tb_015_v/b	0110	0000	0101	0111	0110
+ /wtm_tb_015_v/p	00110000	00000000	01000001	00101010	00110000

Q8- Design of Mealy FSM for sequence detection of the pattern "1101" using Verilog HDL.

DESCRIPTION

The Verilog module implements a Mealy Finite State Machine (FSM) designed to detect the sequence "1101" within an incoming bit stream. The FSM comprises four states: S0, S1, S2, and S3, representing the progress of the input sequence. The module takes a single-bit input representing the incoming bit stream and produces a single-bit output indicating whether the pattern "1101" has been detected. The state transition and output logic are defined based on the current state and input. Transition to the next state occurs based on the current state and the incoming bit. The output is set to high when the pattern "1101" is detected, specifically during the transition from state S2 to state S3. This Mealy FSM design effectively detects the specified sequence within the input bit stream.

POST LAB QUESTION EXPERIMENT 8


VERILOG CODE

```
module postlab(  
    input x, // Input signal  
    input clk, // Clock signal  
    input reset, // Reset signal  
    output reg z // Output signal  
);  
    parameter S0 = 2'b00;  
    parameter S1 = 2'b01;  
    parameter S2 = 2'b10;  
    parameter S3 = 2'b11;  
    reg [1:0] PS, NS;  
    always @(posedge clk or posedge reset) begin  
        if (reset)  
            PS <= S0;  
        else  
            PS <= NS;  
        end  
    always @(PS or x) begin  
        case (PS)  
            S0: begin  
                z = 0;  
                NS = (x) ? S1 : S0;  
            end  
            S1: begin  
                z = 0;  
                NS = (x) ? S1 : S2;  
            end  
            S2: begin  
                z = 0;  
                NS = (x) ? S3 : S0;  
            end  
            S3: begin  
                z = (x) ? 1 : 0;  
                NS = (x) ? S1 : S2;  
            end  
        endcase  
    end  
endmodule
```

TESTBENCH CODE

```
module postlab_tb_015;  
    reg x;  
    reg clk;  
    reg reset;  
    wire z;  
    postlab uut (  
        .x(x),  
        .clk(clk),  
        .reset(reset),  
        .z(z)  
    );  
    initial begin  
        clk = 1'b0;  
        reset = 1'b1;  
        #15 reset = 1'b0;  
    end  
    always #5 clk = ~clk;  
    initial begin  
        x = 0; #10 x = 0; #10 x = 1; #10 x = 0;  
        #12 x = 1; #10 x = 1; #10 x = 0; #10 x = 1;  
        #12 x = 1; #10 x = 0; #10 x = 0; #10 x = 1;  
        #12 x = 0; #10 x = 1; #10 x = 1; #10 x = 0;  
        #10 ;  
    end  
endmodule
```

SIMULATION CODE



Q9- 64-bit x 8-bit single-port RAM design with common read and write addresses in Verilog HDL

DESCRIPTION

The Verilog module implements a 64-bit x 8-bit single-port RAM with common read and write addresses. The module features several inputs and outputs for its operation. Inputs include a clock signal (clk) for synchronous operation, an asynchronous reset signal (reset) to reset the RAM, a write enable signal (we) to enable write operations, an address signal (addr) for both read and write operations, and a data input signal (din) for write operations. Outputs include a data output signal (dout) for read operations. The RAM consists of 64 memory locations, each capable of storing an 8-bit data value. It operates as a single-port RAM, allowing only one operation (read or write) at a time. Both read and write operations utilize the same address, simplifying the control logic. The module effectively manages read and write operations with a common address, ensuring efficient data access within the RAM.

EX 9 POST LAB QUESTION

VERILOG CODE

```
module ram64x8 (Output, Data, RD, WR, Address, clk, rst);
    output reg [7:0] Output;
    input [7:0] Data;
    input [5:0] Address;
    input RD, WR, clk, rst;
    reg [7:0] memory[63:0];
    always@(posedge clk)
    begin
        if(rst)
            Output=8'b00000000;
        else if(WR)
            memory[Address]=Data;
        else if(RD)
            Output=memory[Address];
        end
    endmodule
```

TESTBENCH CODE

```
module ram64x8td_015_v;
    reg [7:0] Data;
    reg RD;
    reg WR;
    reg [5:0] Address;
    reg clk;
    reg rst;
    wire [7:0] Output;
    ram64x8 uut (
        .Output(Output),
        .Data(Data),
        .RD(RD),
        .WR(WR),
        .Address(Address),
        .clk(clk),
        .rst(rst)
    );

    initial begin
        Data = 8'b10101010;

        RD = 0;
        WR = 1;
        Address = 6'b100000;
        clk = 1;
        rst = 1;
        #100;
        RD = 1;
        WR = 0;
        Address = 6'b100000;
        #100;
        end always #50 clk=~clk;
    endmodule
```

SIMULATION OUTPUT

Messages											
+	ram64x8td_015_v/Data	10101010	(10101010								
	ram64x8td_015_v/RD	1									
+	ram64x8td_015_v/WR	0									
	ram64x8td_015_v/Address	100000	(100000								
+	ram64x8td_015_v/clk	1									
	ram64x8td_015_v/rst	1									
+	ram64x8td_015_v/Output	00000000	(00000000								

Q10- 1. Design Complex CMOS logic Out= $\sim(AB+CD)$.

2. Design Pseudo NMOS NAND gate.

3. Perform DC Analysis for CMOS Inverter.

DESCRIPTION

1. **Design Complex CMOS logic Out= $\sim(AB+CD)$:**

- Utilizing LTspice, design the CMOS circuit to implement $\sim(AB+CD)$.
- Employ CMOS NAND and NOR gates to achieve the desired logic function.
- Verify the functionality of the circuit by simulating various input combinations and observing the output.

2. **Design Pseudo NMOS NAND gate:**


- Create the Pseudo NMOS NAND gate using LTspice.
- Construct the gate using NMOS transistors to perform the NAND operation.
- Ensure proper biasing and connectivity of transistors for the desired logic functionality.
- Validate the gate's operation through simulation by applying different input combinations and analyzing the output.

3. **Perform DC Analysis for CMOS Inverter:**


- Set up the CMOS inverter circuit in LTspice.
- Conduct DC analysis to examine the inverter's behavior across varying input voltage levels.
- Analyze key parameters such as the voltage transfer curve, input/output voltage levels, and current consumption to understand the inverter's performance characteristics.
- By performing DC analysis in LTspice, gain insights into the inverter's operation and optimize its design for desired performance metrics.

POST LAB QUESTIONS


Q1 CMOS logic for $OUT = \sim(AB + CD)$



Output of complex CMOS logic for $OUT = \sim(AB + CD)$




Q2. Pseudo NMOS NAND Gate



Output of Pseudo NMOS NAND Gate



Q3. DC ANALYSIS FOR CMOS INVERTER



OPERATING POINT FOR CMOS INVERTER

--- Operating Point ---

V(out) :	5	voltage
V(in) :	0	voltage
V(vdd) :	5	voltage
Id(M1) :	-9.99662e-012	device_current
Ig(M1) :	-0	device_current
Ib(M1) :	1.38615e-019	device_current
Is(M1) :	9.99662e-012	device_current
Id(M2) :	1.001e-011	device_current
Ig(M2) :	0	device_current
Ib(M2) :	-5.01e-012	device_current
Is(M2) :	-5e-012	device_current
I(V2) :	0	device_current
I(V1) :	-1.001e-011	device_current