Forward Pass Project Results

0. Batch profiling results for basic forward convolution kernel:

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accurac y
100	3.90226	5.1347	1.276 s	.86
	ms	ms		
1000	11.0889	48.1185	11.516 s	.886
	ms	ms		
10000	23.2205	146.022	1 min	.8714
	ms	ms	40.687 s	

1. Weight matrix in constant memory

- a. Which optimization did you choose to implement? Explain why did you choose that optimization technique. I chose to implement a weight matrix in constant memory because I thought it would make the kernel more memory efficient since all of the operations can be stored and reused when needed from one single location.
- b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations? This optimization works by utilizing a matrix placed in constant memory to act as a filter over the various input images in the fashion data set. It is very memory efficient as constant memory is faster to access thus reducing the bandwidth requirements. I thought that this optimization would increase performance of the forward convolution since the data we would be dealing with would be anywhere from 100 to 10000 in terms of batch size, so the convolution would be expedited if there were less memory transactions required due to the matrix allowing better data accessibility. This optimization synergizes well with tiling and other shared memory techniques.

c. Batch profiling results:

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accurac y
100	.226164	.839785	0m	.86
	ms	ms	1.220s	
1000	2.10433	8.13764	0m	.886
	ms	ms	10.177s	
10000	20.6525	81.62	1m	.8714
	ms	ms	40.276s	


d. Was implementing this optimization successful in improving performance? Why or why not?


nsys Profile data:

Time(%)	Total Ti	me Calls	Average	Minimum	Maximum	Nane	
65.0	11714536	01 6	195242266.8	23077	639816163	cudaMe	mcpv
29.1	5249635			89776	519520595		
5.7	1024368			4234			viceSynchronize
0.2	29830			69333		cudaFr	
0.0	3143			22328			unchKernel
0.0	1651	18 2	82559.0	79492	85626	cudame	mcpyToSymbol
Generatir	g CUDA Memor	l Statistics	tistics				
CUDA Kerr Fime(%)		s (nanoseconds) me Instances	Average	Minimum	Maximum	Name	
100.0	1022625						orward_kernel
0.0					1472	do_not	_remove_this_kerne
0.0	21	20 2	1360.0	1344	1376	prern_	marker_kernel
CUDA Memo	ory Operation	Statistics (na	inoseconds)				
Time(%)	Total Ti	me Operations	Average	Minimum	Maximum	Name	
93.5	10903029	62 2	545151481.0	451516419	638786543	[CUDA	memcpy DtoH]
6.5	752473	44 6	12541224.0	1536	40045624	[CUDA	memcpy HtoD]
CUDA Memo	ory Operation	Statistics (Ki	.В)				
	Total	Operations	Average	Minimum		laximum	Name
1	722500.0		861250.0	722500.000	100	0.0000	[CUDA memcpy DtoH
	538919.0		89819.0	0.004	28	8906.0	[CUDA memcpy HtoD

The time (%) displayed by the CUDA Kernel Statistics show that 65.0% of time was taken by the cudaMemcpy. Compared to the figure of 71.6% of time needed for cudaMemcpy from the baseline code measured for Milestone 2, this means that there was a reduction of over 6% in time. This can be attributed to successfully implementing the weighted matrix in constant memory which is why cudaMalloc increases from 15.7% to 29.1%. We can conclude that this optimization was successful due to lowered OP times (~102ms) and the reduction in time taken by cudaMemcpy.







Based on the Nsight-Compute data, we can observe that there were high amounts of SM and Memory utilization at figures of approximately 85% and 70% respectively which are relatively high figures compared to 75% and 60% respectively from Milestone 2, but it is important to look at the memory workload analysis. Judging by how the L1 and L2 Cache have hit rates of approximately 95%, this means that the optimization of implementing a weighted matrix in constant memory is memory efficient and we were successful in increasing performance.

e. Modified code:

Code also modified in conv_forward_gpu_prolog.

```
host_void GPUInterface::conv_forward_gpu_prolog(const float *host_output, const float *host_input, const float *device_mask_ptr, const int Batch, const int Map_out, const int Channel, const int Height, const int Width, cons int Width, cons int Width, cons int Width, cons int Width, const int Width are passed to the other two functions.

// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers,
// We pass double pointers for you to intitalize the relevant device pointers for you to intitalize the relevant device pointers for you to intitalize the relevant device pointe
```

2. Tiled shared memory convolution

- a. Which optimization did you choose to implement? Explain why did you choose that optimization technique. The next optimization I chose to implement was a tiled shared memory convolution because I thought it would allow for more hardware resources like memory to be used efficiently and enable parallelism across multiple threads at the same time.
- b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations? This optimization works by dividing data into rectangular tiles and storing them in shared memory where convolution is carried out on all tiles simultaneously. I thought this optimization would increase performance of the forward convolution since it would reduce the bottleneck of memory bandwidth requirements by improving cache utilization and take advantage of parallelism. This optimization can synergize well with the implementation of a weighted matrix in constant memory as both techniques have a common goal of increasing memory efficiency and reducing data fetching.

c. Batch profiling results:

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accurac y
100	.312647	.675611	0m	.86
	ms	ms	1.263s	
1000	2.97889	6.45686	0m	.886
	ms	ms	9.802s	
10000	29.624	64.7542	1m	.8714

ms	ms	36.691s	
----	----	---------	--


d. Was implementing this optimization successful in improving performance? Why or why not?


nsys Profile data:



Based on the data displayed for the CUDA API Statistics, cudaMemcpy takes 77.6% time which is approximately 5% more usage of that API call from Milestone 2 at 71.6% and additionally the cudaDeviceSynchronize went down from 11.2% to 7.0%. This data could be attbuted to utilizing more shared memory and the over 4% reduction in the cudaDeviceSynchronize could be interpreted as the code parallelizing more, thus the kernel having less of a need for that API call and the optimization being successful as also justified by the reduced OP time of approximately 95 ms.

Nsight-Compute Profile data:





This Nsight-Compute data shows that this optimization utilizes the same amount of SM as the weighted matrix in constant memory implementation (thus about approximately 7% more SM than Milestone 2) but actually uses less Memory at approximately 58% versus $\sim\!60\%$ utilization for Milestone 2. This means that the tiled implementation in shared memory is a boost in performance as it makes better use of the memory bandwidth and requires less accesses.

e. Modified code:

3. Tuning with restrict and loop unrolling

 a. Which optimization did you choose to implement? Explain why did you choose that optimization technique.
 I chose this optimization technique because by restricting pointers


and unrolling the main for loop in the kernel I thought that performance would be increased due to the reduction of memory access latency.

- b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations? The optimization works by allowing the compiler to optimize memory accesses by assuming that memory pointed to by a restricted pointer is not aliased by any other pointer. This means this optimization would increase the performance of forward convolution since the there would be improved cache utilization and reduced memory access latency. Loop unrolling would also boost performance as it would increase task parallelism. Another type of optimization that could go along with this technique is kernel fusion.
- c. Batch profiling results:

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accurac y
100	.231634	.83974	0m	.86
	ms	ms	1.284s	
1000	2.14323	8.19904	0m	.886
	ms	ms	10.354s	
10000	21.4202	81.7411	1m	.8714
	ms	ms	36.428s	

d. Was implementing this optimization successful in improving performance? Why or why not?


nsvs Profile data:




According to the data above for the CUDA API calls there is over a 5% increase in cudaMemcpy from 71.6% (Milestone 2) to 76.8% and a decrease in cudaDeviceSynchronize calls from 11.2% (also Milestone 2) to 7.5%, meaning the parallelism in the code increased as there was less need for cudaDeviceSynchronize and additionally due to the reduced memory access latency and utilization of the cache the cudaMemcpy calls went up. This

optimization is thus a success in improving performance as the previously mentioned advantages helped to achieve an OP time of approximately 103 ms.

Nsight-Compute Profile data:





This optimization is an improvement over the baseline because we can see that uses approximately 57% of SM and 93% of memory compared to approximately 75% and 60% from Milestone 2. The L1 Cache and L2 Cache are also approximately 96% and 95% meaning that this optimization is a boost in performance as it reduces memory access latenc

e. Modified code:

```
// Insert your GPU convolution kernel code here
                           int m = blockIdx.x;
                          int h = btockIdx.y / W_grid) * TILE_WIDTH + threadIdx.y;
int w = (blockIdx.y % W_grid) * TILE_WIDTH + threadIdx.x;
 40
                          int b = blockIdx.z;
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
                          for(int c = 0; c < Channel; c++) // // sum over all input ch

acc += in_4d(b,c,h+0,w+0) * mask_4d(m,c,0,0);

acc += in_4d(b,c,h+0,w+1) * mask_4d(m,c,0,1);
                                         acc += in_4d(b,c,h+0,w+1) * mask_4d(m,c,0,1);

acc += in_4d(b,c,h+0,w+2) * mask_4d(m,c,0,2);

acc += in_4d(b,c,h+0,w+3) * mask_4d(m,c,0,3);
                                         acc += in_4d(b,c,h+0,w+6) * mask_4d(m,c,0,5);
acc += in_4d(b,c,h+0,w+6) * mask_4d(m,c,0,5);
acc += in_4d(b,c,h+0,w+6) * mask_4d(m,c,0,5);
                                         acc += in_4d(b,c,h+1,w+0) * mask_4d(m,c,1,0);
acc += in_4d(b,c,h+1,w+1) * mask_4d(m,c,1,1);
                                         acc += in_4d(b,c,h+1,w+2) * mask_4d(m,c,f)
                                         acc += in_4d(b,c,h+1,w+3) *
acc += in_4d(b,c,h+1,w+4) *
                                                                                                                                                          mask 4d(m.c.
                                                                                                                                                 * mask_4d(m,c,1,
                                         acc += in_4d(b,c,h+1,w+5) * mask_4d(m,c,acc += in_4d(b,c,h+1,w+6) * mask_4d(b,c,h+1,w+6) * mask_4d(b,c,h+1,w+
60
61
62
                                          acc += in_4d(b,c,h+2,w+0)
                                                                                                                                                 * mask_4d(m,c,2
                                         acc += in_4d(b,c,h+2,w+1) * mask_4d(m,c,2,1
acc += in_4d(b,c,h+2,w+1) * mask_4d(m,c,2,1
acc += in_4d(b,c,h+2,w+2) * mask_4d(m,c,2,2
63
64
65
                                          acc += in_4d(b,c,h+2,w+3) * mask_4d(m,c,2)
                                         acc += in_4d(b,c,h+2,w+4) * mask_4d(m,c,;
acc += in_4d(b,c,h+2,w+5) * mask_4d(m,c,;
                                                                                                                                                          mask_4d(m,c,2,
                                         acc += in_4d(b,c,h+3,w+0) * mask_4d(m,c,3
acc += in_4d(b,c,h+3,w+0) * mask_4d(m,c,3
acc += in_4d(b,c,h+3,w+1) * mask_4d(m,c,3
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
                                         acc += in_4d(b,c,h+3,w+2) * mask_4d(m,c,3
acc += in_4d(b,c,h+3,w+3) * mask_4d(m,c,3
                                                                                                                                                          mask_4d(m,c,3,3);
                                         acc += in_4d(b,c,h+3,w+4) * mask_4d(m,c,a)
                                         acc += in_4d(b,c,h+3,w+5) * mask_4d(m,c,3,5);

acc += in_4d(b,c,h+3,w+5) * mask_4d(m,c,3,5);

acc += in_4d(b,c,h+3,w+6) * mask_4d(m,c,3,6);
                                         acc += in_4d(b,c,h+4,w+0) * mask_4d(m,c,4,0);
acc += in_4d(b,c,h+4,w+1) * mask_4d(m,c,4,1);
                                         acc += in_{4d}(b,c,h+4,w+2) * mask_{4d}(m,c,4,
                                         acc += in_4d(b,c,h+4,w+3) * mask_4d(m,c,4,2);
acc += in_4d(b,c,h+4,w+3) * mask_4d(m,c,4,3);
acc += in_4d(b,c,h+4,w+4) * mask_4d(m,c,4,4);
                                        acc += in_4d(b,c,h+4,w+5) * mask_4d(m,c,4,5);
acc += in_4d(b,c,h+4,w+6) * mask_4d(m,c,4,6);
acc += in_4d(b,c,h+5,w+8) * mask_4d(m,c,5,8);
acc += in_4d(b,c,h+5,w+8) * mask_4d(m,c,5,8);
```

4. Using Streams to overlap computation with data transfer


- a. Which optimization did you choose to implement? Explain why did you choose that optimization technique. I chose the optimization technique of implementing streams to overlap computation with data transfer because I thought it would make the code more seamless by reducing the bottleneck of time required for data transferred and that the streams would synergize with each other in order to further the performance.
- b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations? This optimization works by dividing the device resources into different streams which are all tasked with different operations such as data transfer or convolution. These streams can work hand in hand with one another to help one another complete their tasks and this significantly cuts down on the time needed for data transfer as it

is done concurrently with the convolution. As a result of the multifaceted capabilities of streams, the performance is enhanced by cutting down on time and increasing parallelism. This optimization technique can synergize with techniques like memory pooling or batching to reuse device memory for operations.

c. Batch profiling results:


Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accurac y
100	.000685	.001195	0m	.86
	ms	ms	1.231s	
1000	.000758	.000903	0m	.886
	ms	ms	11.159s	
10000	.00071	.001263	1m	.8714
	ms	ms	48.981s	


d. Was implementing this optimization successful in improving performance? Why or why not?



Based on the CUDA API Statistics it seems that clearly cudaMemcpyAsync is called the most for 86.2% of the time compared to cudaMemcpy being called for 71.6% of the time in Milestone 2. This change can be attributed to the fact that we are utilizing streams to simultaneously transfer data and compute the convolution, vastly enhancing the performance time. The only potential cause for concern though is that the OP times are in the $\sim .001$ ms for this optimization method meaning that although this was successful we are unsure as to what extent the performance was enhanced.

Nsight-Compute Profile data:





For this implementation of stream optimization, the SM and Memory usages are very high because the streams handle both the convolution and data transfer of the kernel, meaning that the code is an improvement due to it utilizing the hardware resources of the GPU to their fullest to achieve the kernel's task. The only underlying issue is still the fact that the OP times are somewhat suspect meaning that there must be underlying data points that need to be measured that I have not found on Nsight_Compute.

e. Modified code:

In conv_forward_gpu_prolog:

```
const int Height_out = Height · K + 1;

float then, bas_output = (float*) bas_output;

int STREAM_X = (Basch*channel*Height*Hidth*) fis;

int H_grid = (Height_out*Fliet_Auth*Hidth*) fis;

int H_grid = (Height_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidth_out*Fliet_Auth*Hidt
```