

VLSI LABORATORY [EC39004]

LAB REPORT - 6


*Kundrapu N R Sai Akash [20EC10043]
Nagiseti Rithihas [20EC10049]*

Objective-1:


Design a CMOS inverter and plot its VTC using LTSpice. Investigate the effect of PMOS and NMOS widths on the VTC and the switching threshold. What is the impact of VDD on the VTC (check even when $VDD < |V_{Th}|$)? Plot the current characteristics of a CMOS inverter.

Circuit Diagrams:


a) For plotting the VTC



b) For investigating the effects of PMOS and NMOS widths on the VTC and the switching threshold




c) For checking the impact of VDD on the VTC




Plots and Observations:

a) Plotting the VTC of the inverter




- The PMOS width = 360 nm and NMOS width = 180nm
- We can see that for these widths the VTC is not symmetric, that is, the switching threshold voltage is not at 0.9 (=vdd/2)
- The current characteristics of the inverter are also plotted here and we observe that the Short-circuit current is maximum at the switching threshold voltage

b) Effect of device widths on the VTC and the switching threshold




- The NMOS has been fixed to 180nm while the PMOS width is varied
- Increase in width of the PMOS is making the VTC shifts to right



- The PMOS has been fixed to 180nm while the NMOS width is varied
- Increase in width of the NMOS is making the VTC shift to left

c) Impact of V_{DD} on the VTC



- We can see that decreasing V_{dd} leads to shrinking of the VTC in both dimensions
- The inverting behavior is retained even when $V_{dd} < |V_{th}|$ because of subthreshold conduction


- But V_{dd} below $0.1V$ ($V_{dd} < 0.1V$), we cannot see the inverting property.
- We also observe that the gain in the transition region increases as we decrease V_{dd}
- But below a certain point, the gain in the transition region start falling again
- Due to the shrinking of the VTC, we can say that the noise margin of the inverter keeps decreasing as the V_{DD} decreases.

Objective-2:


For the CMOS inverter, estimate its propagation delay when no load is connected. Examine the effect of the PMOS/NMOS ratio on the propagation delay. Find the PMOS/NMOS ratio for which the delay is minimum. Now, could you connect a variable load capacitor at the output node and investigate the delay?

Circuit Diagrams:

a) Circuit for estimating and checking the impact of PMOS/NMOS ratio on propagation delay without a load capacitor




b) Circuit for observing the impact of a load capacitor on the propagation delay



Plots and Observations:

a) Plots for estimating the propagation delay without any external cap:



• For the above experiment we have taken $W_p = 360 \text{ nm}$, $W_n = 180 \text{ nm}$ and $L_p = L_n = 180 \text{ nm}$.

- In the above plot blue signal represents the input signal and the green signal represents the output signal.


- We know that propagation delay is defined as the average of time difference between input low to high and output, time difference between input high to low and output when they are $v_{dd}/2$

- The time delay for input low to high (t_{lh}) = 7.08ps and the time delay for input high to low (t_{hl}) = 8.31ps

- From the above plot we can say that the time delay for the given CMOS inverter is average of t_{lh} and t_{hl} $[(t_{lh} + t_{hl})/2] = 7.695ps$.


- Now even if we change the W/L ratio of the PMOS or NMOS, the intrinsic time delay won't change (there will be very small change)

- We can observe some kinks (small peaks as shown in below figure) at the positive edges in the output signal.



b) Plots for observing the impact of external cap on t_p :

- W and L values of the PMOS and NMOS are made as before. Red output signal represents cap 0.1pF, 0.2pF, 0.3pF, 0.4pF respectively.



Therefore, from the above plot we can say that as the external capacitance increases, time delay will also increase because C_{out} increases and, $T_p = 0.69 \cdot (R_{eqp} + R_{eqn}) \cdot C_{out} / 2$.

Discussions:

Objective-1:

- Initially we took $W_p = 360 \text{ nm}$, $W_n = 180 \text{ nm}$ and $L_p = L_n = 180 \text{ nm}$, for these values, the switching threshold (V_t) is around 0.758 V , so to get a symmetric VTC we need to shift our VTC to right.

- The switching threshold (V_t) will increase if $K_p > K_n$, i.e., VTC will shift right side if W_p increases, and V_t will decrease if $K_p < K_n$, i.e., VTC will shift left side if W_n increases.

- At $W_p = 1160 \text{ nm}$, $W_n = 180 \text{ nm}$, the switching threshold $V_t = V_{dd}/2$ (remaining all dimensions are the same).

- The short circuit current through the inverter is maximum at V_t , because at this point both PMOS and NMOS are in saturation and a direct current flows between V_{DD} and GND .

- This current is the reason for the short circuit power loss and it is around $30 \mu\text{A}$, when $V_{dd} = 1.8$, but if you decrease the V_{dd} , then this current will also decrease, which decreases the power dissipation.

- Even when V_{dd} goes below V_{th} , we will get some current in the order of pA , which is referred to as the subthreshold leakage current. This current lets us still obtain inverter action.

Objective-2:

• Even without any external capacitor, we will be having some propagation delay in our output due to the self-capacitance of the CMOS inverter. This delay is also known as intrinsic delay

• The intrinsic delay of a CMOS inverter is given by the expression: $T_p = 0.69 \cdot (R_{eqp} + R_{eqn}) \cdot C_{self}/2$.

• The intrinsic delay of an inverter is independent of the W/L ratio of PMOS or NMOS. Because C_{self} is directly proportional to W/L and R_{eq} is inversely proportional to W/L, they cancel each other

• In the propagation delay plot we can observe that there are kinks (small peaks), at both the positive and negative edges of the output signal, i.e., output voltage goes above V_{dd} and goes below 0 V, for a small interval.

• If we increase the rise and fall time in the input signal, then there will be some time for the voltage across the cap to change and hence the peaks amplitude will decrease.

• As, you increase the external capacitance of the inverter, the C_{out} will increase and hence propagation delay will increase