

Year / Sem	Seat no.	Subject	Date	Sign	Page no.
SE / IV R2019	RWM4181	Microprocessor	10/06/21	<u>Kunj</u>	1 / 4

Question no.: Q. 3(A)

→ Internal Architecture of 8086 :-

- 8086 has two blocks BIU and EU.
- The BIU performs all bus operations such as instruction fetching, reading and writing operands for memory and calculating the addresses of the memory operands. The instructions bytes are transferred to the instruction queue.
- EU executes instructions from the instruction system byte queue.
- BIU contains instruction queue, segment registers, instruction pointer, address adder.
- EU contains control circuitry, instruction decoder, ALU, Pointer and index Register, Flag register.

(P.T.O.)

Year/Sem	Seat no.	Subject	Date	Sign	Page no.
SE / IV R2019	RWM4181	Microprocessor	10/06/21	Kunt	2/4

Question no.: Q.3(A)

Minimum Mode

i) In minimum mode there can be only one processor i.e. 8086.

ii) $\overline{MN}/\overline{MX}$ is 1 to indicate minimum mode.

iii) ALE for the latch is given by 8086 as it is the only processor in the circuit.

iv) \overline{INTA} is given by 8086 in response to an interrupt on INTR line.

v) The circuit is simpler.

vi) Multiprocessing cannot be performed hence performance is lower.

Maximum mode.

i) In maximum mode there can be multiple processors with 8086, like 8087.

ii) $\overline{MN}/\overline{MX}$ is 0 to indicate maximum mode.

iii) ALE for the latch is given by 8288 bus controller as there can be multiple processors in the circuit.

iv) \overline{INTA} is given by 8288 bus controller in response to an interrupt on INTR line.

v) The circuit is more complex.

vi) As multiprocessing can be performed, it can give very high performance.

Year / sem	Seat no.	Subject	Date	Sign	Page no.
SE / IV R2019	RWM4181	Microprocessor	10/06/21	<u>Kunj</u>	3/4

Question no. : Q. 3 (B)

→

```

ASSUME CS:CODE, DS:DATA
DATA SEGMENT
LIST DB 52H, 23H, 56H, 45H, ---
COUNT EQU OF
LARGEST DB 01H DUP(?)
DATA ENDS
CODE SEGMENT
START: MOV AX, DATA
      MOV DS, AX
      MOV SI, OFFSET LIST
      MOV CL, COUNT
      MOV AL, (SI)

AGAIN: CMP AL, [SI+1]
      JNL NEXT
      MOV AL, [SI+1]

NEXT: INC SI
      DEC CL
      JNZ AGAIN
      MOV SI, OFFSET LARGEST
      MOV (SI), AL
      MOV AH, 4CH

```

: Data segment starts
: List of byte numbers
: Number of bytes in the list
: one byte is reserved for the largest number

```

DATA ENDS
CODE SEGMENT
START: MOV AX, DATA
      MOV DS, AX
      MOV SI, OFFSET LIST
      MOV CL, COUNT
      MOV AL, (SI)

AGAIN: CMP AL, [SI+1]
      JNL NEXT
      MOV AL, [SI+1]

NEXT: INC SI
      DEC CL
      JNZ AGAIN
      MOV SI, OFFSET LARGEST
      MOV (SI), AL
      MOV AH, 4CH

```

Year/Sem	Seat no.	Subject	Date	Sign	Page no.
SE/IV R2019	RWM4181	Microprocessor	16/06/21	<u>Kunj</u>	4/4

Question no.: Q.3 (B)

INT 21 H

CODE ENDS

END START