Years/sen	Sout no.	Subject	Date	Sign	loge no.
SE/IV R2019	RWM4181	Microprocesson	10/06/21	Kuni	1/6

guestion no. 9 g. 2(A)

Interrupt is the method of creating a temporary halt during program execution and allows peripheral devices to access the nicrofrocessor. The microprocessor responds to that interrupt with an ISR (Intercent Service Routine), which is a shoot program to instruct the microfraccessor on hous to handle The types of interests present in 8086 microprocessors the interoupt are as follows: 3-1) Hardware Interest.

3 Software Internet.

1) Hardware Interruft :- Hardware interruft is caused by any heripharal device by sending a signal through a specified him to the microprocessor. The 8086 has two hardware interruft to the microprocessor. The 8086 has two hardware interruft fire, i.e. NMI and IHTR. HMI is a non-maskable interrupt and INTR is maskable interrupt having lower priority. One more interrupt his associated is INTA called interrupt acknowledge.

2 software Interrupt :- Some instructions are inserted at the derived position into the program to create interrupte. These interrette extructione cap be used to test the working of various interrupt handlers. Types: - (i) Normal interrupts and (ii) Execution.


(P.T.b.)

Year/sen	Seatno.	Sulgiect	Date	Sign	Roge no.
SE/IV R2019	RWM4181	Microprocessor	10/06/21	Kurj	2)6

Question no : 9.2(A)

Interrupt vector tables Intoought vector table on 8086 is a vector that consists of 256 total interrupts placed at four 1 kb of memory from 0000 h to 05 fth, of where each vector consists of segment and offset as a lookenh or jump table to memory orderess of bros interrupt service resulting (food) to fffth) or dos interrupt service resulting address, address, the call to interrupt service resulting address, the call to interrupt service resulting address, the call to interrupt service resulting address, for each interrupt vector is 4 bytes (2 word in 16 bit), for each interrupt vector is 4 bytes (2 word in 16 bit), where 2 bytes (1 word) for segment and 2 bytes for offset of interrupt service resulting address.

Herr/sem	Seat no.	Sulject	Date	Sign	lageno.
CE 1500	LWM 4181	Microprocesson	10/06/21	Kurj	3/6
(a) c, o o o o o o					
-> Attribute		8086	8038		Contur
Brocesson singe		16 bit	32 bi	t	32 bit
Data bu	us sing	16 list	32 bi	d	64 Lit
Address Bus size		20 lit	32 li	t	32 bit
Physical memory		1MB	4 618		4618
Segmentation		gee	yes.		yes
laging		No	rjes		rjes
Brotection		No	yes		ges
lifetine level		2 Stage	3 stog	e	5 Stage
Brand prediction		No	No		Yes
tache		No	yes		Yes
On Chip L1 Couche		clo	No	. (Yes, 16KB
Out of order execution		No	No		No.
geor of Release		1978	1885 1993		993



year /sem	Seat do.	Subject	Date	Sign	lage no.
SE/IV R2019	RWM4181	Micro noce-	10/06/21	Kunj	5/6

guestion no.: Q. 2(E)

2) Code bre-fotch Plrit
3] Grestruction decoder wint
4] Execution Plrit
5] Segmentation Plrit
6] lagging Plrit

othe Bus interface unit cornects the 80386 with memory and I/O. othe rode fore-fetch unit free-fetches instructions when the brus interface unit is not executing instructions when the brus instruction decode unit the brus cycles. It was instruction decode unit to translater intermedians from the free fetch queue into translater instructions unit processes the instructions microcode. The execution unit processes the instructions from die instruction queue. The segmentation unit calculates and translates the logical address into three addresses at the request of the execution unit.

	The same of the sa					
Year/sem	Seat no.	Subject	Date	Sign	lage no.	
R2019	RWM4181	Microforocessor	10/06/21	Kurj	6/6	
Justia	en no.0 C	3.2(F)				
-> Ofe	bon gritar	k of 80386	are as foll	ous,	1 01	
1] Re	al Mode:	Unlimited di o address & I	ived sof	twore occe	se to all	
20	4 4 11 11	0 (0)01 1 100	e sustan e	altimore to	ise features	
عرا له	alected who	tuel memory,	haging are	d'sofe mut	ti-tasking	
de	signed to i	increase an ofer	rating systems	om's contre	ntruction	
	1 - 4	oftware. (ii) country.	WE BI 107 JUNE	1200	1.	
in real mode. (iii) It starts after the system software sets who several description tables and enables the segister of the controls register of the controls registers.						
Crotection Enable (PE) Not 35						
3] Without Mode: Allows the essecution of real mode afflications that are incapable of running directly in protected mode.						
ì	s protected	mode.		0		
4] laging: Organize the available physical memory is to 4 kb size each, under segmented memory.						
4	kh size s	each, under s	agmented me	may.		
No. of the last of						