
## ti23 assignment 05 Alabrsh Panov Zeitler

- Implemented 2:1MUX in the module mux21 (circuits pecified by the equation  $y0 = (\neg S \land x0) \lor (S \land x1)$ , where S is the selector bit and (x1,x0) is the input data.
  - → siehe src (mux21.sv)
- 1b) Test implementation to verify that your module produces the correct outputs for all possible inputs → siehe src (mux21\_tb.sv)
- 1c) Visualize the waveforms generated by the module as vectorgraphic



- 2a) Designed four-bit shifter using 2:1MUX gates and implemented circuit in digital
  - → siehe src (2a\_4bit\_shifter.dig)
- 2c) Completed table

2b)

a	d	s		
0b0000	0b0	0000d0		
0b0000	0b1	0b0000		
0b1111	0b0	0b0111		
0b1111	0b1	0b1110		
0b1011	0b0	0b0101		
0b1101	0b1	0b1010		
0b1001	0b0	0b0100		
0b1010	0b1	0b0100		

- 2d) Implemented module  $\rightarrow$  siehe src(shifter\_4.sv)
- Visualized waveform (Only show the four-bit inputs i\_a, the shift direction d\_in, and the four-bit output o\_s in that order)

Time 1 1 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1	10 sec 20 s	ec 30 s	ec 40 s	sec 50 s	ec 60 se	ec 70 s	ec
i_a[3:0]	0000 X	1111	)	(1011 )	(1101 )	1001	(1010
i_d							
o_s[3:0]	0000 X	0111	(1110	(0101 )	(1010 X	0100	

2f) Implemented testbench to check the outputs for all inputs in Table (2c) through assert()-statements → siehe src (shifter\_4\_tb.sv)

## <u>Aufgabenbearbeitung:</u>

Aufgabe 1 → Rahaf, Christian, Cora

Aufgabe 2 → Rahaf, Christian, Cora

Aufgabe 3 → Rahaf, Christian, Cora