



HiveBoard Schematics


Revision	Date	Discription	Design By	Drawn By
Rev0.1	2013-02-04	Preliminary Version	Yuan Dong	Wang Xiaojian


Table of Contents	Part Reference	
<p>Page Function</p> <p>-----</p> <p>00 Revision History</p> <p>01 Architecture</p> <p>02 SEP6200(Addr/Data)</p> <p>03 SEP6200(I/O)</p> <p>04 SEP6200(POWER)</p> <p>05 Nand/SD</p> <p>06 DDR2</p> <p>07 LCD/CONNECTOR</p> <p>08 POWER/MECHANISM</p> <p>09 Debug Interface</p>	<p><Component><Number></p> <p>-----</p> <p>U : Component or Regurator IC</p> <p>C : Capacitor</p> <p>CB : Capacitor Bypass</p> <p>CT : Capacitor Tantal</p> <p>CTB : Capacitor Tantal Bypass</p> <p>J : Jumper</p> <p>JB : CPU or Base connector</p> <p>JP : Jumper Power</p> <p>R : Resistor</p> <p>RA : Resistor Array</p> <p>RP : Resistor Power</p> <p>VR : Variable Resistor</p> <p>L : Inductor</p> <p>FB : Ferrite Bead</p> <p>OSC : Oscillator</p> <p>X : X-tal (Crystal)</p> <p>Q : Transistor or FET</p> <p>D : Diode</p> <p>ZD : Zener Diode</p> <p>LED : LED Diode</p> <p>SW : Switch Tact/Push</p> <p>CON : CONnector</p> <p>CFG : ConFIGure switch (DIP/Slide)</p> <p>TP : Test Point (SMD)</p> <p>TPH : Test Point Hole (Through Hole)</p> <p>MTH: Mount Through Hole</p> <p>MOD : MODule Interface connector</p>	



Prochip Electronic Technique Co.,Ltd			
Title			
HIVEBOARD			
Size	Document Number	Rev	
A3	Revision Histroy	V0.1	
Date:	Wednesday, April 03, 2013	Sheet	1 of 11




















Prochip Electronic Technique Co.,Ltd			
ETHERNET			
Size A3	Document Number	Rev V0_1	
Date: Friday, April 05, 2013	Sheet 10	of 11	

